## Zhiqiang Que

## List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/6828162/publications.pdf

Version: 2024-02-01

		2258059	2272923
19	252	3	4
papers	citations	h-index	g-index
19	19	19	168
all docs	docs citations	times ranked	citing authors

#	Article	IF	CITATIONS
1	An efficient convolutional neural network for small traffic sign detection. Journal of Systems Architecture, 2019, 97, 269-277.	4.3	43
2	A Real-Time Object Detection Accelerator with Compressed SSDLite on FPGA. , 2018, , .		40
3	F-E3D: FPGA-based Acceleration of an Efficient 3D Convolutional Neural Network for Human Action Recognition. , 2019, , .		31
4	Real-Time Anomaly Detection for Flight Testing Using AutoEncoder and LSTM., 2019,,.		21
5	Mapping Large LSTMs to FPGAs with Weight Reuse. Journal of Signal Processing Systems, 2020, 92, 965-979.	2.1	19
6	Reconfigurable Acceleration of 3D-CNNs for Human Action Recognition with Block Floating-Point Representation. , 2018, , .		18
7	Optimizing Reconfigurable Recurrent Neural Networks. , 2020, , .		18
8	FPGA Acceleration of LSTM Based on Data for Test Flight. , 2018, , .		16
9	Efficient Weight Reuse for Large LSTMs. , 2019, , .		12
10	Recurrent Neural Networks With Column-Wise Matrix–Vector Multiplication on FPGAs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2022, 30, 227-237.	3.1	10
11	Application of Transfer Learning in Continuous Time Series for Anomaly Detection in Commercial Aircraft Flight Data. , $2018$ , , .		9
12	Optimizing FPGA-Based CNN Accelerator Using Differentiable Neural Architecture Search. , 2020, , .		5
13	Optimizing Bayesian Recurrent Neural Networks on an FPGA-based Accelerator., 2021,,.		4
14	Algorithm and Hardware Co-design for Reconfigurable CNN Accelerator. , 2022, , .		3
15	Accelerating Bayesian Neural Networks via Algorithmic and Hardware Optimizations. IEEE Transactions on Parallel and Distributed Systems, 2022, , 1-1.	5.6	2
16	Towards In-Circuit Tuning of Deep Learning Designs. , 2019, , .		1
17	In-circuit tuning of deep learning designs. Journal of Systems Architecture, 2021, 118, 102198.	4.3	O
18	Towards Overlay-based Rapid In-Circuit Tuning of Deep Learning Designs. , 2020, , .		0

#	Article	IF	CITATIONS
19	Remarn: A Reconfigurable Multi-threaded Multi-core Accelerator for Recurrent Neural Networks. ACM Transactions on Reconfigurable Technology and Systems, 2023, 16, 1-26.	2.5	O