

Junichi Hattori

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/5998216/publications.pdf>

Version: 2024-02-01

46
papers

309
citations

1040056

9
h-index

1125743

13
g-index

46
all docs

46
docs citations

46
times ranked

415
citing authors

#	ARTICLE	IF	CITATIONS
1	Cellular automaton approach for carrier degeneracy effects on the electron mobility of high electron mobility transistors. Japanese Journal of Applied Physics, 2022, 61, SC1043.	1.5	0
2	Importance of source and drain extension design in cryogenic MOSFET operation: causes of unexpected threshold voltage increases. Applied Physics Express, 2022, 15, 084004.	2.4	2
3	A Poisson-Schrodinger and cellular automaton coupled approach for two-dimensional electron gas transport modeling of GaN-based high mobility electron transistors. Japanese Journal of Applied Physics, 2021, 60, SBBD04.	1.5	3
4	Technology computer-aided design simulation of phonon heat transport in semiconductor devices. Japanese Journal of Applied Physics, 2021, 60, SBBA03.	1.5	4
5	Buried nanomagnet realizing high-speed/low-variability silicon spin qubits: implementable in error-correctable large-scale quantum computers. , 2021, , .		1
6	Temperature-dependent mobility modeling of GaN HEMTs by cellular automaton method. , 2021, , .		0
7	Device simulation of negative-capacitance field-effect transistors with a uniaxial ferroelectric gate insulator. Nonlinear Theory and Its Applications IEICE, 2020, 11, 145-156.	0.6	1
8	Implementation of Coulomb blockade transport on a semiconductor device simulator and its application to tunnel-FET-based quantum dot devices. Japanese Journal of Applied Physics, 2020, 59, S1E02.	1.5	2
9	TCAD simulation for transition metal dichalcogenide channel Tunnel FETs consistent with ab-initio based NEGF calculation. , 2020, , .		0
10	Mechanism of extraordinary gate-length dependence of quantum dot operation in isoelectronic-trap-assisted tunnel FETs. Applied Physics Express, 2020, 13, 114001.	2.4	1
11	Carrier and heat transport properties of poly-crystalline GeSn films for thin-film transistor applications. Journal of Applied Physics, 2019, 126, .	2.5	10
12	Implementation of Automatic Differentiation to Python-based Semiconductor Device Simulator. , 2019, , .		1
13	Simulation of deep level transient spectroscopy using circuit simulator with deep level trap model implemented by Verilog-A language. , 2019, , .		0
14	Steep switching less than 15 mV dec ^{<sup>1</sup>} in silicon-on-insulator tunnel FETs by a trimmed-gate structure. Japanese Journal of Applied Physics, 2019, 58, SBBA16.	1.5	8
15	A time-dependent Verilog-A compact model for MOS capacitors with interface traps. Japanese Journal of Applied Physics, 2019, 58, SBBD06.	1.5	1
16	A TCAD device simulator for exotic materials and its application to a negative-capacitance FET. Journal of Computational Electronics, 2019, 18, 534-542.	2.5	19
17	Simulation study of short-channel effects of tunnel field-effect transistors. Japanese Journal of Applied Physics, 2018, 57, 04FD04.	1.5	3
18	Design of steep-slope negative-capacitance FinFETs for dense integration: Importance of appropriate ferroelectric capacitance and short-channel effects. Japanese Journal of Applied Physics, 2018, 57, 04FD03.	1.5	2

#	ARTICLE	IF	CITATIONS
19	Fringing field effects in negative capacitance field-effect transistors with a ferroelectric gate insulator. Japanese Journal of Applied Physics, 2018, 57, 04FD07.	1.5	16
20	A transient simulation approach to obtaining capacitance-voltage characteristics of GaN MOS capacitors with deep-level traps. Japanese Journal of Applied Physics, 2018, 57, 04FG04.	1.5	3
21	Multidomain Dynamics of Ferroelectric Polarization and its Coherency-Breaking in Negative Capacitance Field-Effect Transistors. , 2018, , .		9
22	Device Simulation of Negative-Capacitance Field-Effect Transistors With a Ferroelectric Gate Insulator. , 2018, , .		3
23	Steep switching in trimmed-gate tunnel FET. AIP Advances, 2018, 8, .	1.3	5
24	Enhancement of capacitance benefit by drain offset structure in tunnel field-effect transistor circuit speed associated with tunneling probability increase. Japanese Journal of Applied Physics, 2018, 57, 04FD13.	1.5	1
25	On the drain bias dependence of long-channel silicon-on-insulator-based tunnel field-effect transistors. Japanese Journal of Applied Physics, 2017, 56, 04CD04.	1.5	2
26	Perspective of negative capacitance FinFETs investigated by transient TCAD simulation. , 2017, , .		17
27	Structural advantages of silicon-on-insulator FETs over FinFETs in steep subthreshold-swing operation in ferroelectric-gate FETs. Japanese Journal of Applied Physics, 2017, 56, 04CD10.	1.5	9
28	Simulation of GaN MOS capacitance with frequency dispersion and hysteresis. , 2017, , .		0
29	Interlayer coupling effect on the performance of monolithic three-dimensional inverters and its dependence on the interlayer dielectric thickness. Japanese Journal of Applied Physics, 2017, 56, 04CC02.	1.5	4
30	Compact model of ferroelectric-gate field-effect transistor for circuit simulation based on multidomain Landau-Khalatnikov theory. Japanese Journal of Applied Physics, 2017, 56, 04CE07.	1.5	7
31	Design and simulation of steep-slope silicon-on-insulator FETs using negative capacitance: Impact of buried oxide thickness and remnant polarization. , 2016, , .		1
32	Fully coupled 3-D device simulation of negative capacitance FinFETs for sub 10 nm integration. , 2016, , .		77
33	Corrugated Si nanowires with reduced thermal conductivity for wide-temperature-range thermoelectricity. Journal of Applied Physics, 2016, 120, .	2.5	17
34	Material and device engineering in fully depleted silicon-on-insulator transistors to realize a steep subthreshold swing using negative capacitance. Japanese Journal of Applied Physics, 2016, 55, 08PD01.	1.5	20
35	Axial strain effects on ballistic phonon thermal transport in silicon nanowires. Japanese Journal of Applied Physics, 2016, 55, 04EP07.	1.5	1
36	A moving mesh method for device simulation. , 2015, , .		0

#	ARTICLE	IF	CITATIONS
37	A Self-Consistent Compact Model of Ballistic Nanowire MOSFET With Rectangular Cross Section. IEEE Transactions on Electron Devices, 2013, 60, 856-862.	3.0	10
38	Impact of Isotope Doping on Phonon Thermal Transport in Silicon Nanowires. Japanese Journal of Applied Physics, 2013, 52, 04CN04.	1.5	8
39	Acoustic phonon modulation and electron-phonon interaction in semiconductor slabs and nanowires. Journal of Computational Electronics, 2011, 10, 104-120.	2.5	8
40	Ellipsoidal Band Structure Effects on Maximum Ballistic Current in Silicon Nanowires. Japanese Journal of Applied Physics, 2011, 50, 04DN09.	1.5	3
41	Ellipsoidal Band Structure Effects on Maximum Ballistic Current in Silicon Nanowires. Japanese Journal of Applied Physics, 2011, 50, 04DN09.	1.5	10
42	Form factor increase and its physical origins in electron-modulated acoustic phonon interaction in a free-standing semiconductor plate. Mathematical and Computer Modelling, 2010, 51, 863-872.	2.0	2
43	Universality in electron-modulated-acoustic-phonon interactions in a free-standing semiconductor nanowire. Mathematical and Computer Modelling, 2010, 51, 880-887.	2.0	5
44	Scaling consideration and compact model of electron scattering enhancement due to acoustic phonon modulation in an ultrafine free-standing cylindrical semiconductor nanowire. Journal of Applied Physics, 2010, 107, 033712.	2.5	11
45	Electron-Modulated-Acoustic-Phonon Interactions in a Coated Silicon Nanowire. Japanese Journal of Applied Physics, 2010, 49, 04DN09.	1.5	2
46	A theoretical study of effect of gate voltage on electron-modulated-acoustic-phonon interactions in silicon nanowire MOSFETs. , 2010, , .		0