Zhongfeng Wang

List of Publications by Year in descending order

Source: https://exaly.com/author-pdf/5854496/publications.pdf

Version: 2024-02-01

430442 476904 174 1,556 18 29 citations g-index h-index papers 174 174 174 1184 docs citations times ranked citing authors all docs

#	Article	IF	CITATIONS
1	Efficient Hardware Architectures for Deep Convolutional Neural Network. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 1941-1953.	3.5	106
2	A High-Speed and Low-Complexity Architecture for Softmax Function in Deep Learning. , 2018, , .		74
3	Accelerating Recurrent Neural Networks: A Memory-Efficient Approach. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 2763-2775.	2.1	68
4	An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26, 280-293.	2.1	54
5	High-Throughput Layered LDPC Decoding Architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009, 17, 582-587.	2.1	42
6	E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2019, 9, 280-291.	2.7	41
7	TIE., 2019,,.		38
8	Hardware Accelerator for Multi-Head Attention and Position-Wise Feed-Forward in the Transformer. , 2020, , .		35
9	Generalized Hyperbolic CORDIC and Its Logarithmic and Exponential Computation With Arbitrary Fixed Base. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27, 2156-2169.	2.1	34
10	Low Complexity Message Passing Detection Algorithm for Large-Scale MIMO Systems. IEEE Wireless Communications Letters, 2018, 7, 708-711.	3.2	32
11	An Improved Gauss-Seidel Algorithm and Its Efficient Architecture for Massive MIMO Systems. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65, 1194-1198.	2.2	30
12	Evaluations on Deep Neural Networks Training Using Posit Number System. IEEE Transactions on Computers, 2021, 70, 174-187.	2.4	30
13	A High-Throughput LDPC Decoder Architecture With Rate Compatibility. IEEE Transactions on Circuits and Systems I: Regular Papers, 2011, 58, 839-847.	3.5	29
14	Efficient Precision-Adjustable Architecture for Softmax Function in Deep Learning. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 3382-3386.	2.2	29
15	CORDIC-Based Architecture for Computing Nth Root and Its Implementation. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 4183-4195.	3.5	27
16	An Efficient and Flexible Accelerator Design for Sparse Convolutional Neural Networks. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 2936-2949.	3.5	27
17	Area-Efficient Scaling-Free DFT/FFT Design Using Stochastic Computing. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 63, 1131-1135.	2.2	26
18	Fully-Parallel Area-Efficient Deep Neural Network Design Using Stochastic Computing. IEEE Transactions on Circuits and Systems II: Express Briefs, 2017, 64, 1382-1386.	2.2	26

#	Article	IF	CITATIONS
19	Advanced Baseband Processing Algorithms, Circuits, and Implementations for 5G Communication. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2017, 7, 477-490.	2.7	26
20	High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 1159-1163.	2.1	23
21	Efficient convolution architectures for convolutional neural network., 2016,,.		22
22	A Flexible and Efficient FPGA Accelerator for Various Large-Scale and Lightweight CNNs. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 1185-1198.	3.5	22
23	A Low-latency Sparse-Winograd Accelerator for Convolutional Neural Networks. , 2019, , .		20
24	High-Speed FPGA Implementation of SIKE Based on an Ultra-Low-Latency Modular Multiplier. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 3719-3731.	3.5	19
25	Efficient fast convolution architectures for convolutional neural network., 2017,,.		18
26	An Improved Gradient Descent Bit-Flipping Decoder for LDPC Codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 3188-3200.	3.5	18
27	A Precision-Scalable Energy-Efficient Convolutional Neural Network Accelerator. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 3484-3497.	3.5	18
28	GH CORDIC-Based Architecture for Computing \$N\$ th Root of Single-Precision Floating-Point Number. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28, 864-875.	2.1	17
29	Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 879-891.	3.5	17
30	A 124-Gb/s Decoder for Generalized Integrated Interleaved Codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 3174-3187.	3.5	16
31	A Novel Approximation Methodology and Its Efficient VLSI Implementation for the Sigmoid Function. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 3422-3426.	2.2	16
32	DynExit: A Dynamic Early-Exit Strategy for Deep Residual Networks. , 2019, , .		15
33	Improved Fast-SSC-Flip Decoding of Polar Codes. IEEE Communications Letters, 2019, 23, 950-953.	2.5	12
34	Efficient Soft Cancelation Decoder Architectures for Polar Codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 87-99.	2.1	11
35	An Efficient Convolution Core Architecture for Privacy-Preserving Deep Learning. , 2018, , .		11
36	Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27, 2008-2020.	2.1	11

#	Article	IF	CITATIONS
37	Training Deep Neural Networks Using Posit Number System. , 2019, , .		11
38	F-DNA: Fast Convolution Architecture for Deconvolutional Network Acceleration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28, 1867-1880.	2.1	11
39	Memory-Efficient CNN Accelerator Based on Interlayer Feature Map Compression. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 668-681.	3.5	11
40	FPAP: A Folded Architecture for Energy-Quality Scalable Convolutional Neural Networks. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 288-301.	3.5	10
41	USCA: A Unified Systolic Convolution Array Architecture for Accelerating Sparse Neural Network. , 2019, , .		10
42	Fast-ABC: A Fast Architecture for Bottleneck-Like Based Convolutional Neural Networks., 2019,,.		10
43	Fine-Grained Bit-Flipping Decoding for LDPC Codes. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 896-900.	2.2	10
44	A Universal Approximation Method and Optimized Hardware Architectures for Arithmetic Functions Based on Stochastic Computing. IEEE Access, 2020, 8, 46229-46241.	2.6	10
45	Transform-Based Feature Map Compression for CNN Inference. , 2021, , .		10
46	Compressed Level Crossing Sampling for Ultra-Low Power IoT Devices. IEEE Transactions on Circuits and Systems I: Regular Papers, 2017, 64, 2495-2507.	3.5	9
47	Design of Binary LDPC Codes With Parallel Vector Message Passing. IEEE Transactions on Communications, 2018, 66, 1363-1375.	4.9	9
48	Improved Decoding Algorithms of LDPC Codes Based on Reliability Metrics of Variable Nodes. IEEE Access, 2019, 7, 35769-35778.	2.6	9
49	Hardware Implementation of Improved Fast-SSC-Flip Decoder for Polar Codes. , 2019, , .		9
50	Optimized Trellis-Based Min-Max Decoder for NB-LDPC Codes. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 57-61.	2.2	9
51	Information Storage Bit-Flipping Decoder for LDPC Codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28, 2464-2468.	2.1	9
52	An Efficient FPGA Accelerator Optimized for High Throughput Sparse CNN Inference. , 2020, , .		9
53	A 21.66 Gbps Nonbinary LDPC Decoder for High-Speed Communications. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65, 226-230.	2.2	8
54	Hardware-Oriented Compression of Long Short-Term Memory for Efficient Inference. IEEE Signal Processing Letters, 2018, 25, 984-988.	2.1	8

#	Article	IF	Citations
55	Federated Regularization Learning: an Accurate and Safe Method for Federated Learning. , 2021, , .		8
56	ETA: An Efficient Training Accelerator for DNNs Based on Hardware-Algorithm Co-Optimization. IEEE Transactions on Neural Networks and Learning Systems, 2023, 34, 7660-7674.	7.2	8
57	Methodology for Efficient Reconfigurable Architecture of Generative Neural Network. , 2019, , .		7
58	Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders. IEEE Communications Letters, 2019, 23, 785-788.	2.5	7
59	Ultra-Fast Modular Multiplication Implementation for Isogeny-Based Post-Quantum Cryptography. , 2019, , .		7
60	Fast Modular Multipliers for Supersingular Isogeny-Based Post-Quantum Cryptography. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021, 29, 359-371.	2.1	7
61	Elbert: Fast Albert with Confidence-Window Based Early Exit. , 2021, , .		7
62	An Area-Efficient Message Passing Detector for Massive MIMO Systems. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 1751-1764.	3.5	7
63	Intra-layer nonuniform quantization of convolutional neural network., 2016,,.		6
64	Energy efficient SVM classifier using approximate computing., 2017,,.		6
65	Algorithm and architecture for joint detection and decoding for MIMO with LDPC codes. , 2017, , .		6
66	Approximate Comparator: Design and Analysis. , 2018, , .		6
67	A High-Speed Successive-Cancellation Decoder for Polar Codes Using Approximate Computing. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66, 227-231.	2.2	6
68	Efficient T-EMS Based Decoding Algorithms for High-Order LDPC Codes. IEEE Access, 2019, 7, 50980-50992.	2.6	6
69	High-Speed and Scalable FPGA Implementation of the Key Generation for the Leighton-Micali Signature Protocol., 2021,,.		6
70	Hybrid Stochastic-Binary Computing for Low-Latency and High-Precision Inference of CNNs. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69, 2707-2720.	3.5	6
71	Improved BP decoder for polar codes based on a modified kernel matrix. Electronics Letters, 2016, 52, 1982-1984.	0.5	5
72	Efficient approximate layered LDPC decoder. , 2017, , .		5

#	Article	IF	Citations
73	Stuck-at-close defect propagation and its blocking technique in CMOL cell mapping. Microelectronics Journal, 2018, 72, 100-108.	1.1	5
74	A Low-Complexity Decoder for Turbo Product Codes Based on Extended Hamming Codes. , 2018, , .		5
75	A New Fast-SSC-Flip Decoding of Polar Codes. , 2019, , .		5
76	A Hardware-Oriented and Memory-Efficient Method for CTC Decoding. IEEE Access, 2019, 7, 120681-120694.	2.6	5
77	FTA-GAN: A Computation-Efficient Accelerator for GANs With Fast Transformation Algorithm. IEEE Transactions on Neural Networks and Learning Systems, 2023, 34, 2978-2992.	7.2	5
78	Low-Latency Hardware Accelerator for Improved Engle-Granger Cointegration in Pairs Trading. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 2911-2924.	3.5	5
79	Generalized Analog-to-Information Converter With Analysis Sparse Prior. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 3574-3586.	3.5	5
80	THETA: A High-Efficiency Training Accelerator for DNNs With Triple-Side Sparsity Exploration. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2022, 30, 1034-1046.	2.1	5
81	Low-complexity detection algorithms based on matrix partition for massive MIMO. , 2017, , .		4
82	A Stage-Combined Belief Propagation Decoder for Polar Codes. Journal of Signal Processing Systems, 2018, 90, 687-694.	1.4	4
83	Fast and Low-Complexity Decoding Algorithm and Architecture for Quadruple-Error-Correcting RS codes. , 2018, , .		4
84	Background Calibration of Comparator Offsets in SHA-Less Pipelined ADCs. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66, 357-361.	2.2	4
85	A New Probabilistic Gradient Descent Bit Flipping Decoder for LDPC Codes. , 2019, , .		4
86	Multi-Layer Generalized Integrated Interleaved Codes. IEEE Communications Letters, 2020, 24, 1880-1884.	2.5	4
87	Calibration of timing mismatch in TIADC based on monotonicity detecting of sampled data. IEICE Electronics Express, 2020, 17, 20190699-20190699.	0.3	4
88	Efficient Software Implementation of the SIKE Protocol Using a New Data Representation. IEEE Transactions on Computers, 2022, 71, 670-683.	2.4	4
89	Accelerating 3D Convolutional Neural Networks Using 3D Fast Fourier Transform. , 2021, , .		4
90	Counter Random Gradient Descent Bit-Flipping Decoder for LDPC Codes., 2021,,.		4

#	Article	IF	CITATIONS
91	LBFP: Logarithmic Block Floating Point Arithmetic for Deep Neural Networks. , 2020, , .		4
92	Fast Permutation Architecture on Encrypted Data for Secure Neural Network Inference., 2020,,.		4
93	Piecewise Parabolic Approximate Computation Based on an Error-Flattened Segmenter and a Novel Quantizer. Electronics (Switzerland), 2021, 10, 2704.	1.8	4
94	A Memory-Efficient Hardware Architecture for Deformable Convolutional Networks. , 2021, , .		4
95	Reduced complexity message passing detection algorithm in large-scale MIMO systems. , 2017, , .		3
96	A Novel Low-Complexity Joint Coding and Decoding Algorithm for NB-LDPC Codes. , 2019, , .		3
97	A 100 Gbps Turbo Product Code Decoder for Optical Communications. , 2019, , .		3
98	A Low-Complexity Error-and-Erasure Decoding Algorithm for t=2 RS Codes. , 2019, , .		3
99	A Novel Iterative Reliability-Based Majority-Logic Decoder for NB-LDPC Codes. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 1399-1403.	2.2	3
100	A Novel Modular Multiplier for Isogeny-Based Post-Quantum Cryptography. , 2020, , .		3
101	Hardware Accelerator for Engle-Granger Cointegration in Pairs Trading. , 2020, , .		3
102	A Computation-Efficient Solution for Acceleration of Generative Adversarial Network. , 2020, , .		3
103	A Hidden DCT-Based Invisible Watermarking Method for Low-Cost Hardware Implementations. Electronics (Switzerland), 2021, 10, 1465.	1.8	3
104	PipeBSW: A Two-Stage Pipeline Structure for Banded Smith-Waterman Algorithm on FPGA., 2021, , .		3
105	DARM: A Low-Complexity and Fast Modular Multiplier for Lattice-Based Cryptography. , 2021, , .		3
106	An FPGA-Based Reconfigurable Accelerator for Low-Bit DNN Training. , 2021, , .		3
107	An Efficient Accelerator of the Squaring for the Verifiable Delay Function Over a Class Group. , 2020, ,		3
108	A Configurable FPGA Accelerator of Bi-LSTM Inference with Structured Sparsity. , 2020, , .		3

#	Article	IF	CITATIONS
109	Area-efficient check node unit architecture for single block-row quasi-cyclic LDPC codes. , 2014, , .		2
110	Beyond 100Gbps Encoder Design for Staircase Codes. , 2016, , .		2
111	A reduced complexity decoding algorithm for NB-LDPC codes. , 2017, , .		2
112	Segmented successive cancellation list polar decoding with joint BCH-CRC codes. , 2017, , .		2
113	Comparison between Generalized Integrated Interleaved Codes and Generalized Error Location Codes. , 2018, , .		2
114	An Improved Variable-Node-Based BP Decoding Algorithm for NAND Flash Memory. , 2018, , .		2
115	An Efficient NB-LDPC Decoding Algorithm for Next-Generation Memories. , 2018, , .		2
116	FPAP: A Folded Architecture for Efficient Computing of Convolutional Neural Networks. , 2018, , .		2
117	An Efficient Post-Processor for Lowering the Error Floor of LDPC Codes. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66, 397-401.	2.2	2
118	Corrections to "Generalized Hyperbolic CORDIC and Its Logarithmic and Exponential Computation With Arbitrary Fixed Base―[Sep 19 DOI: 10.1109/TVLSI.2019.2919557]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27, 2222-2222.	2.1	2
119	A Low-Complexity RS Decoder for Triple-Error-Correcting RS Codes. , 2019, , .		2
120	LSTM-Based Quantitative Trading Using Dynamic K-Top and Kelly Criterion., 2020,,.		2
121	Lowâ€complexity sphere decoding for MIMOâ€SCMA systems. IET Communications, 2021, 15, 537-545.	1.5	2
122	An Improved Reliability-Based Decoding Algorithm for NB-LDPC Codes. IEEE Communications Letters, 2021, 25, 1153-1157.	2.5	2
123	A DNN Optimization Framework with Unlabeled Data for Efficient and Accurate Reconfigurable Hardware Inference. , $2021, \ldots$		2
124	Flexible-width Bit-level Compressor for Convolutional Neural Network., 2021,,.		2
125	A Reconfigurable Accelerator for Generative Adversarial Network Training Based on FPGA. , 2021, , .		2
126	An Improved Method for Performance Analysis of Generalized Integrated Interleaved Codes. IEEE Communications Letters, 2021, 25, 3166-3169.	2.5	2

#	Article	IF	CITATIONS
127	Optimizing stochastic computing for low latency inference of convolutional neural networks. , 2020, , .		2
128	RvDfi: A RISC-V Architecture With Security Enforcement by High Performance Complete Data-Flow Integrity. IEEE Transactions on Computers, 2022, 71, 2499-2512.	2.4	2
129	A Reconfigurable DNN Training Accelerator on FPGA. , 2020, , .		2
130	FPGA-Accelerated Maze Routing Kernel for VLSI Designs. , 2022, , .		2
131	An Efficient High-Throughput Structured-Light Depth Engine. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2022, 30, 1047-1058.	2.1	2
132	An Efficient Reconfigurable Encoder for the IEEE 1901 Standard. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2022, 30, 1368-1372.	2.1	2
133	An Efficient Hardware Architecture for Lossless Data Compression in Data Center., 2016,,.		1
134	An efficient post processing scheme to lower the error floor of LDPC decoders. , 2017, , .		1
135	Efficient Reconfigurable Hardware Core for Convolutional Neural Networks. , 2018, , .		1
136	A Novel Hardware Architecture to Accelerate Burrows-Wheeler Transform. , 2018, , .		1
137	A New Soft-input Hard-output decoding algorithm for Turbo Product Codes. , 2018, , .		1
138	Improved Soft-Assisted Iterative Bounded Distance Decoding for Product Codes. , 2019, , .		1
139	A New Inversionless Berlekamp-Massey Algorithm with Efficient Architecture. , 2019, , .		1
140	A Low-Latency and Low-Complexity Hardware Architecture for CTC Beam Search Decoding. , 2019, , .		1
141	Hybrid Preconditioned CG Detection with Sequential Update for Massive MIMO Systems., 2019,,.		1
142	Exploring Quantization in Few-Shot Learning. , 2020, , .		1
143	An Implementation of Pre-Quantized Random Demodulator Based on Amplitude-to-Pulse Converter. , 2020, , .		1
144	A Serial Maximum-likelihood Detection Algorithm for Massive MIMO Systems. , 2020, , .		1

#	Article	IF	CITATIONS
145	Low-Latency Architecture for the Parallel Extended GCD Algorithm of Large Numbers. , 2021, , .		1
146	Rethinking Adaptive Computing: Building a Unified Model Complexity-Reduction Framework With Adversarial Robustness. IEEE Transactions on Neural Networks and Learning Systems, 2022, 33, 1803-1810.	7.2	1
147	Efficient FPGA design for Convolutions in CNN based on FFT-pruning. , 2020, , .		1
148	High-Throughput LDPC-CC Decoders Based on Storage, Arithmetic, and Control Improvements. IEEE Transactions on Circuits and Systems II: Express Briefs, 2022, 69, 1069-1073.	2.2	1
149	Efficient Inference of Large-Scale and Lightweight Convolutional Neural Networks on FPGA. , 2020, , .		1
150	A Reliability Profile Based Low-Complexity Dynamic Schedule LDPC Decoding. IEEE Access, 2022, 10, 3390-3399.	2.6	1
151	LDPC decoding with locally informed dynamic scheduling based on the law of large numbers. IET Communications, 2022, 16, 634-648.	1.5	1
152	A low latency traffic sign detection model with an automatic data labeling pipeline. Neural Computing and Applications, 2022, 34, 15499-15512.	3.2	1
153	PREFENDER: A Prefetching Defender against Cache Side Channel Attacks as A Pretender., 2022,,.		1
154	Iterative Hard Thresholding Algorithm-Based Detector for Compressed OFDM-IM Systems. IEEE Communications Letters, 2022, 26, 2205-2209.	2.5	1
155	Guest Editorial Advanced Baseband Processing Circuits and Systems for 5G Communications. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2017, 7, 473-476.	2.7	0
156	Reduced complexity list polar decoder with an improved path pruning scheme. , 2017, , .		0
157	Analysis of the Dual-Threshold-Based Shrinking Scheme for Efficient NB-LDPC Decoding. , 2018, , .		0
158	Bandwidth Efficient Architectures for Convolutional Neural Network., 2018,,.		0
159	A Novel Compiler for Regular Expression Matching Engine Construction. , 2018, , .		0
160	Increasing the Accuracy of Approximate Adders with Very Low Extra Complexity. , 2018, , .		0
161	Eadnet: Efficient Architecture for Decomposed Convolutional Neural Networks. , 2018, , .		0
162	An Optimized Architecture For Decomposed Convolutional Neural Networks., 2018,,.		0

#	Article	IF	CITATIONS
163	A New Clock Phase Calibration Method in High-Speed and High-Resolution DACs. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66, 332-336.	2.2	0
164	Redundancy-Aided Iterative Reliability-Based Majority-Logic Decoding for NB-LDPC Codes. , 2019, , .		0
165	A Decomposition Mapping based Quantized Belief Propagation Decoding for 5G LDPC Codes. , 2019, , .		0
166	An Enhanced Offset Min-Sum decoder for 5G LDPC Codes. , 2019, , .		0
167	EAGLE: Exploiting Essential Address in Both Weight and Activation to Accelerate CNN Computing. , 2019, , .		0
168	CLA Formula and its Acceleration of Architecture Design for Clustered Look-Ahead Pipelined Recursive Digital Filter. Journal of Signal Processing Systems, 2020, 93, 617.	1.4	0
169	LITNet: A Light-weight Image Transform Net for Image Style Transfer. , 2021, , .		0
170	A Stage-wise Conversion Strategy for Low-Latency Deformable Spiking CNN. , 2021, , .		0
171	Automatic Generation of Dynamic Inference Architecture for Deep Neural Networks., 2021,,.		0
172	A High-Speed Architecture for the Reduction in VDF Based on a Class Group. , 2020, , .		0
173	A Reconfigurable Permutation Based Address Encryption Architecture for Memory Security. , 2020, , .		0
174	Reducing Search Complexity of Dynamic SC-Flip Decoding for Polar Codes., 2021,,.		0