Jacob A Abraham

List of Publications by Year
in descending order

124 papers	2,103 citations	840776 11 h-index	330143 37 g-index
124 all docs	124 docs citations	124 times ranked	994 citing authors

#	Article	IF	Citations
1	Real-Time Error Detection in Nonlinear Control Systems Using Machine Learning Assisted State-Space Encoding. IEEE Transactions on Dependable and Secure Computing, 2021, 18, 576-592.	5.4	6
2	Training Multi-Bit Quantized and Binarized Networks with a Learnable Symmetric Quantizer. IEEE Access, 2021, 9, 47194-47203.	4.2	9
3	A Current and Temperature Limiting System in a 7-nm Hexagonâ„¢ Compute Digital Signal Processor. IEEE Journal of Solid-State Circuits, 2021, 56, 814-823.	5.4	0
4	A Proactive System for Voltage-Droop Mitigation in a 7-nm Hexagonâ„¢ Processor. IEEE Journal of Solid-State Circuits, 2021, 56, 1166-1175.	5.4	3
5	Simulation Study on the Optimization of Photon Energy Delivered to the Prefrontal Cortex in Low-Level-Light Therapy Using Red to Near-Infrared Light. IEEE Journal of Selected Topics in Quantum Electronics, 2021, 27, 1-10.	2.9	2
6	A Neural Network Decomposition Algorithm for Mapping on Crossbar-Based Computing Systems. Electronics (Switzerland), 2020, 9, 1526.	3.1	2
7	Built-in Harmonic Prediction Scheme for Embedded Segmented-Data-Converters. IEEE Access, 2020, 8, 7851-7860.	4.2	0
8	Spectral Leakage-Driven Loopback Scheme for Prediction of Mixed-Signal Circuit Specifications. IEEE Transactions on Industrial Electronics, 2019, 66, 586-594.	7.9	2
9	A Broadband CMOS RF Front End for Direct Sampling Satellite Receivers. IEEE Journal of Solid-State Circuits, 2019, 54, 2140-2148.	5.4	5
10	Resiliency Demands on Next Generation Critical Embedded Systems. , 2019, , .		1
11	FSNoC: Safe Network-on-Chip Design with Packet Level Lock Stepping. , 2019, , .		0
12	Design of a Safe Convolutional Neural Network Accelerator. , 2019, , .		3
13	Cross-Layer Resilience. , 2019, , .		5
14	Resilient Reorder Buffer Design for Network-on-Chip. , 2019, , .		0
15	Safety Design of a Convolutional Neural Network Accelerator with Error Localization and Correction. , 2019, , .		14
16	Tolerating Soft Errors in Processor Cores Using CLEAR (Cross-Layer Exploration for Architecting) Tj ETQq0 0 0 rgBT /Overlock 10 Tf 50 14 1839-1852.	2.7	14
17	Cross-Layer Control Adaptation for Autonomous System Resilience. , 2018, , .		4
18	ESIFT: Efficient System for Error Injection. , 2018, , .		3

#	Article	IF	Citations
19	A 5-GS/s 10-b 76-mW Time-Interleaved SAR ADC in 28 nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 2017, 64, 1673-1683.	5.4	53
20	Power prediction of embedded scalar and vector processor: Challenges and solutions. , 2017, , .		6
21	Beneficial neurocognitive effects of transcranial laser in older adults. Lasers in Medical Science, 2017, 32, 1153-1162.	2.1	96
22	A multi-band low noise amplifier with strong immunity to interferers. Analog Integrated Circuits and Signal Processing, 2017, 93, 13-27.	1.4	2
23	Cross-Layer Resilience in Low-Voltage Digital Systems: Key Insights. , 2017, , .		3
24	CLEAR. , 2016, , .		45
25	Checksum based error detection in linearized representations of non linear control systems. , 2016, , .		2
26	Single Trojan injection model generation and detection. , 2016, , .		1
27	Digital Calibration for 8-bit Delay Line ADC Using Harmonic Distortion Correction. Journal of Electronic Testing: Theory and Applications (JETTA), 2015, 31, 127-138.	1.2	0
28	In-depth soft error vulnerability analysis using synthetic benchmarks. , 2015, , .		8
29	Designing nonlinearity characterization for mixed-signal circuits in system-on-chip. Analog Integrated Circuits and Signal Processing, 2015, 82, 341-348.	1.4	2
30	A novel algorithm for sparse FFT pruning and its applications to OFDMA technology. , 2014, , .		0
31	EAGLE: A regression model for fault coverage estimation using a simulation based metric. , 2014, , .		9
32	Error Resilient Real-Time State Variable Systems for Signal Processing and Control. , 2014, , .		2
33	Real-time correction of dc servo motor and controller failures using analog checksums. , 2014, , .		2
34	Rethinking error injection for effective resilience. , 2014, , .		10
35	Harmonic distortion correction for 8-bit delay line ADC using gray code. , 2014, , .		1
36	A novel low power 11-bit hybrid ADC using flash and delay line architectures. , 2014, , .		1

#	Article	IF	Citations
37	Dynamic Performance Characterization of Embedded Single-Ended Mixed-Signal Circuits. IEEE Transactions on Circuits and Systems II: Express Briefs, 2014, 61, 329-333.	3.0	2
38	A novel low power 11-bit hybrid ADC using flash and delay line architectures. , 2014, , .		1
39	Quantitative evaluation of soft error injection techniques for robust system design. , 2013, , .		172
40	Application of under-approximation techniques to functional test generation targeting hard to detect stuck-at faults. , 2013, , .		1
41	Asynchronous Measurement of Transient Phase-Shift Resulting From RF Receiver State-Change. IEEE Transactions on Circuits and Systems I: Regular Papers, 2013, 60, 2740-2751.	5.4	1
42	Real-time checking of linear control systems using analog checksums. , 2013, , .		9
43	Digital Calibration for 8-Bit Delay Line ADC Using Harmonic Distortion Correction. , 2013, , .		1
44	Dynamic Trace Signal Selection for Post-Silicon Validation. , 2013, , .		5
45	Enhanced algorithm of combining trace and scan signals in post-silicon validation. , 2013, , .		2
46	Concurrent Path Selection Algorithm in Statistical Timing Analysis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013, 21, 1715-1726.	3.1	8
47	A Built-In Repair Analyzer With Optimal Repair Rate for Word-Oriented Memories. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013, 21, 281-291.	3.1	8
48	Capacitor-Coupled Built-Off Self-Test in Analog and Mixed-Signal Embedded Systems. IEEE Transactions on Circuits and Systems II: Express Briefs, 2013, 60, 257-261.	3.0	5
49	On a rewriting strategy for dynamically managing power constraints and power dissipation in SoCs. , 2013, , .		0
50	A Built-In Self-Test scheme for DDR memory output timing test and measurement. , 2012, , .		5
51	On-chip source synchronous interface timing test scheme with calibration. , 2012, , .		1
52	Stream cipher hash based execution monitoring (SCHEM) framework for intrusion detection on embedded processors. , 2012, , .		2
53	Guest Editorial Special Issue of IEEE Sensors on the 4th IEEE International Workshop on Advances in Sensors and Interfaces 2011 (IWASI 2011). IEEE Sensors Journal, 2012, 12, 3299-3300.	4.7	0
54	Testability-Driven Statistical Path Selection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31, 1275-1287.	2.7	23

#	ARTICLE	IF	CITATIONS
55	A Built-in Self-Test Scheme for Memory Interfaces Timing Test and Measurement. Journal of Electronic Testing: Theory and Applications (JETTA), 2012, 28, 585-597.	1.2	0
56	Calibration Enabled Scalable Current Sensor Module for Quiescent Current Testing. Journal of Electronic Testing: Theory and Applications (JETTA), 2012, 28, 697-704.	1.2	0
57	Frequency-Independent Parametric Built in Test Solution for PLLs with Low Speed Test Resources. , 2012, , .		5
58	Indirect method for random jitter measurement on SoCs using critical path characterization. , 2012, , .		0
59	Imbalance-Based Self-Test for High-Speed Mixed-Signal Embedded Systems. IEEE Transactions on Circuits and Systems II: Express Briefs, 2012, 59, 785-789.	3.0	9
60	Testing and Fault Diagnosis of Time-Interleaved S? Modulators Using Checksums. , 2012, , .		1
61	Phase-Aware Multitone Digital Signal Based Test for RF Receivers. IEEE Transactions on Circuits and Systems I: Regular Papers, 2012, 59, 2097-2110.	5.4	6
62	Functional test generation for hard to detect stuck-at faults using RTL model checking. , 2012, , .		8
63	On Computing Criticality in Refactored Timing Graphs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31, 1935-1939.	2.7	3
64	Refactoring of Timing Graphs and Its Use in Capturing Topological Correlation in SSTA. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31, 485-496.	2.7	4
65	Path Criticality Computation in Parameterized Statistical Timing Analysis Using a Novel Operator. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31, 497-508.	2.7	9
66	Efficient and product-representative timing model validation. , 2011, , .		7
67	“Manufacturing test of systems-on-a-chip (SoCs)”. , 2011, , .		1
68	Delay defect diagnosis methodology using path delay measurements. , 2011, , .		8
69	Arbitrary Waveform Generator Response Shaping Method to Enable ADC Linearity Testing on Very Low Cost Automatic Test Equipment. , 2011, , .		0
70	On-Chip Programmable Dual-Capture for Double Data Rate Interface Timing Test. , 2011, , .		0
71	Post-Silicon Timing Validation Method Using Path Delay Measurements. , 2011, , .		10
72	Path criticality computation in parameterized statistical timing analysis. , 2011, , .		4

#	Article	IF	Citations
73	CEDA: Control-Flow Error Detection Using Assertions. IEEE Transactions on Computers, 2011, 60, 1233-1245.	3.4	52
74	Transformer-Coupled Loopback Test for Differential Mixed-Signal Dynamic Specifications. IEEE Transactions on Instrumentation and Measurement, 2011, 60, 2014-2024.	4.7	6
75	Off-Chip Skew Measurement and Compensation Module (SMCM) Design for Built-Off Test Chip. Journal of Electronic Testing: Theory and Applications (JETTA), 2011, 27, 429-439.	1.2	2
76	Robust power gating reactivation by dynamic wakeup sequence throttling. , 2011, , .		0
77	On-Chip Delay Measurement Based Response Analysis for Timing Characterization. Journal of Electronic Testing: Theory and Applications (JETTA), 2010, 26, 599-619.	1.2	9
78	High speed recursion-free CORDIC architecture. , 2010, , .		0
79	A novel characterization technique for high speed I/O mixed signal circuit components using random jitter injection. , 2010, , .		3
80	At-speed Test of High-Speed DUT Using Built-Off Test Interface. , 2010, , .		7
81	Calibration-enabled scalable built-in current sensor compatible with very low cost ATE. , 2010, , .		0
82	A Built-In Self-Test scheme for high speed I/O using cycle-by-cycle edge control. , 2010, , .		4
83	Real-time dynamic hybrid BiST solution for Very-Low-Cost ATE production testing of A/D converters with controlled DPPM. , 2010, , .		5
84	PLL lock time prediction and parametric testing by lock waveform characterization. , 2010, , .		2
85	Functionally valid gate-level peak power estimation for processors. , 2009, , .		6
86	An area efficient on-chip static IR drop detector/evaluator. , 2009, , .		8
87	Dedicated Rewriting: Automatic Verification of Low Power Transformations in RTL. , 2009, , .		2
88	On-Line Calibration and Power Optimization of RF Systems Using a Built-In Detector. , 2009, , .		4
89	A Random Jitter RMS Estimation Technique for BIST Applications. , 2009, , .		3
90	Hybrid BiST solution for Analog to Digital Converters with low-cost Automatic Test Equipment compatibility. , 2009, , .		4

#	Article	IF	Citations
91	Error detection in 2-D Discrete Wavelet lifting transforms. , 2009, , .		1
92	LFSR-Based Performance Characterization of Nonlinear Analog and Mixed-Signal Circuits. , 2009, , .		5
93	Vector based Analog to Digital Converter sequential testing methodology to minimize ATE memory and analysis requirements. , 2009, , .		5
94	Extraction based verification method for off the shelf integrated circuits. , 2009, , .		7
95	Closed-loop Built in Self Test for PLL production testing with minimal tester resources. , 2009, , .		3
96	SNR-Aware Error Detection for Low-Power Discrete Wavelet Lifting Transform in JPEG 2000. , 2009, , .		1
97	Recursive Path Selection for Delay Fault Testing. , 2009, , .		7
98	Sequential equivalence checking between system level and RTL descriptions. Design Automation for Embedded Systems, 2008, 12, 377-396.	1.0	9
99	Performance-Optimized Design for Parametric Reliability. Journal of Electronic Testing: Theory and Applications (JETTA), 2008, 24, 129-141.	1.2	0
100	A Robust Top-Down Dynamic Power Estimation Methodology for Delay Constrained Register Transfer Level Sequential Circuits. , 2008, , .		4
101	Low-cost Test of Timing Mismatch Among Time-Interleaved A/D Converters in High-speed Communication Systems. VLSI Test Symposium (VTS), Proceedings, IEEE, 2008, , .	1.0	4
102	Characterization and testing of microelectromechnical accelerometers. , 2008, , .		4
103	Budget-Dependent Control-Flow Error Detection. , 2008, , .		13
104	Low Cost RF Receiver Parameter Measurement with On-Chip Amplitude Detectors. VLSI Test Symposium (VTS), Proceedings, IEEE, 2008, , .	1.0	20
105	A low-cost concurrent error detection technique for processor control logic. , 2008, , .		5
106	Jitter Decomposition in High-Speed Communication Systems. , 2008, , .		16
107	A 6-bit 300-MS/s 2.7mW ADC based on linear voltage controlled delay line. , 2008, , .		2
108	ACCE: Automatic correction of control-flow errors. , 2007, , .		53

#	Article	IF	Citations
109	Automatic Generation of Instructions to Robustly Test Delay Defects in Processors. Proceedings of the IEEE European Test Workshop, 2007, , .	0.0	32
110	Transformer-Coupled Loopback Test for Differential Mixed-Signal Specifications. VLSI Test Symposium (VTS), Proceedings, IEEE, 2007, , .	1.0	10
111	Built-In Test of RF Mixers Using RF Amplitude Detectors. , 2007, , .		18
112	Improved verification of hardware designs through antecedent conditioned slicing. International Journal on Software Tools for Technology Transfer, 2007, 9, 89-101.	1.9	11
113	Conditioned HDL Slicing A way to Speed-up Formal Verification. Midwest Symposium on Circuits and Systems, 2006, , .	1.0	2
114	Title is missing!. Journal of Electronic Testing: Theory and Applications (JETTA), 2003, 19, 149-160.	1.2	13
115	Efficient Combinational Verification Using Overlapping Local BDDs and a Hash Table. Formal Methods in System Design, 2002, 21, 95-101.	0.8	1
116	Frequency Response Verification of Analog Circuits Using Global Optimization Techniques. Journal of Electronic Testing: Theory and Applications (JETTA), 2001, 17, 395-408.	1.2	6
117	An RTL Abstraction Technique for Processor Microarchitecture Validation and Test Generation. Journal of Electronic Testing: Theory and Applications (JETTA), 2000, 16, 67-81.	1.2	25
118	On Design Validation Using Verification Technology. Journal of Electronic Testing: Theory and Applications (JETTA), 1999, 15, 173-189.	1.2	1
119	Synthesis of Native Mode Self-Test Programs. Journal of Electronic Testing: Theory and Applications (JETTA), 1998, 13, 137-148.	1.2	8
120	Hierarchical fault modeling for linear analog circuits. Analog Integrated Circuits and Signal Processing, 1996, 10, 89-99.	1.4	21
121	A unified approach for fault simulation of linear mixed-signal circuits. Journal of Electronic Testing: Theory and Applications (JETTA), 1996, 9, 29-41.	1.2	14
122	Fault simulation of linear analog circuits. Journal of Electronic Testing: Theory and Applications (JETTA), 1993, 4, 345-360.	1.2	39
123	Generation and evaluation of current and logic tests for switch-level sequential circuits. Journal of Electronic Testing: Theory and Applications (JETTA), 1992, 3, 359-366.	1.2	7
124	Algorithm-Based Fault Tolerance for Matrix Operations. IEEE Transactions on Computers, 1984, C-33, 518-528.	3.4	982