

Francisco Gamiz

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/4824224/publications.pdf>

Version: 2024-02-01

372
papers

4,707
citations

117625

34
h-index

168389

53
g-index

384
all docs

384
docs citations

384
times ranked

2486
citing authors

#	ARTICLE	IF	CITATIONS
1	Analysis of the Reformulated Source to Drain Tunneling Probability for Improving the Accuracy of a Multisubband Ensemble Monte Carlo Simulator. <i>Micromachines</i> , 2022, 13, 533.	2.9	0
2	Improved inter-device variability in graphene liquid gate sensors by laser treatment. <i>Solid-State Electronics</i> , 2022, 192, 108259.	1.4	2
3	Influence of Punch Trough Stop Layer and Well Depths on the Robustness of Bulk FinFETs to Heavy Ions Impact. <i>IEEE Access</i> , 2022, 10, 47169-47178.	4.2	0
4	Performance of FDSOI double-gate dual-doped reconfigurable FETs. <i>Solid-State Electronics</i> , 2022, 194, 108336.	1.4	4
5	Memory Operation of Z ⁺ -FET Without Selector at High Temperature. <i>IEEE Journal of the Electron Devices Society</i> , 2021, 9, 658-662.	2.1	2
6	Improved Retention Characteristics of Z ⁺ -FET Employing Half Back-Gate Control. <i>IEEE Transactions on Electron Devices</i> , 2021, 68, 1041-1044.	3.0	2
7	Hysteresis in As-Synthesized MoS ₂ Transistors: Origin and Sensing Perspectives. <i>Micromachines</i> , 2021, 12, 646.	2.9	3
8	Self-Consistent Enhanced S/D Tunneling Implementation in a 2D MS-EMC Nanodevice Simulator. <i>Micromachines</i> , 2021, 12, 601.	2.9	1
9	Metamaterial-Based Reconfigurable Intelligent Surface: 3D Meta-Atoms Controlled by Graphene Structures. <i>IEEE Communications Magazine</i> , 2021, 59, 42-48.	6.1	29
10	Performance and reliability in back-gated CVD-grown MoS ₂ devices. <i>Solid-State Electronics</i> , 2021, 186, 108173.	1.4	2
11	Synthesis of graphene and other two-dimensional materials. , 2021, , 1-79.		4
12	A Review of Sharp-Switching Band-Modulation Devices. <i>Micromachines</i> , 2021, 12, 1540.	2.9	3
13	Dual PN Source/Drain Reconfigurable FET for Fast and Low-Voltage Reprogrammable Logic. <i>IEEE Access</i> , 2020, 8, 132376-132381.	4.2	7
14	Active Radiation-Hardening Strategy in Bulk FinFETs. <i>IEEE Access</i> , 2020, 8, 201441-201449.	4.2	5
15	Investigating the transient response of Schottky barrier back-gated MoS ₂ transistors. <i>2D Materials</i> , 2020, 7, 025040.	4.4	13
16	Memory Operations of Zero Impact Ionization, Zero Subthreshold Swing FET Matrix Without Selectors. <i>IEEE Electron Device Letters</i> , 2020, 41, 361-364.	3.9	4
17	CVD-grown back-gated MoS ₂ transistors. , 2020, , .		1
18	Quantum Enhancement of a S/D Tunneling Model in a 2D MS-EMC Nanodevice Simulator: NEGF Comparison and Impact of Effective Mass Variation. <i>Micromachines</i> , 2020, 11, 204.	2.9	7

#	ARTICLE	IF	CITATIONS
19	Systematic Characterization of Random Telegraph Noise and Its Dependence with Magnetic Fields in MOSFET Devices. , 2020, , 135-174.		2
20	Efficient Implementation of S/D tunneling in 2D MS-EMC of Nanoelectronic Devices Including the Thickness Dependent Effective Mass. , 2020, , .		0
21	Multi-Subband Ensemble Monte Carlo Simulator for Nanodevices in the End of the Roadmap. Lecture Notes in Computer Science, 2020, , 438-445.	1.3	2
22	Techniques for Statistical Enhancement in a 2D Multi-subband Ensemble Monte Carlo Nanodevice Simulator. Lecture Notes in Computer Science, 2020, , 411-419.	1.3	0
23	Capacitor-less dynamic random access memory based on a III-V transistor with a gate length of 14 nm. Nature Electronics, 2019, 2, 412-419.	26.0	27
24	3-D TCAD Study of the Implications of Channel Width and Interface States on FD-SOI Z ² -FETs. IEEE Transactions on Electron Devices, 2019, 66, 2513-2519.	3.0	8
25	This special issue is devoted to selected papers presented at the EuroSOI-ULIS2018 international conference, held in Granada, Spain on 19-21 March 2018. Solid-State Electronics, 2019, 159, 1-2.	1.4	0
26	Capacitorless memory devices using virtual junctions. , 2019, , .		0
27	Near-field scanning microwave microscope platform based on a coaxial cavity resonator for the characterization of semiconductor structures. Solid-State Electronics, 2019, 159, 150-156.	1.4	8
28	Reliability Study of Thin-Oxide Zero-Ionization, Zero-Swing FET 1T-DRAM Memory Cell. IEEE Electron Device Letters, 2019, 40, 1084-1087.	3.9	10
29	Characteristics of band modulation FET on sub 10 nm SOI. Japanese Journal of Applied Physics, 2019, 58, SB3B07.	1.5	2
30	Simulation Perspectives of Sub-1V Single-Supply Z ² -FET 1T-DRAM Cells for Low-Power. IEEE Access, 2019, 7, 40279-40284.	4.2	8
31	Investigation of thin gate-stack Z ² -FET devices as capacitor-less memory cells. Solid-State Electronics, 2019, 159, 12-18.	1.4	3
32	A thorough study of Si nanowire FETs with 3D Multi-Subband Ensemble Monte Carlo simulations. Solid-State Electronics, 2019, 159, 19-25.	1.4	2
33	On the Low-Frequency Noise Characterization of Z ² -FET Devices. IEEE Access, 2019, 7, 42551-42556.	4.2	4
34	Temperature and Gate Leakage Influence on the Z ² -FET Memory Operation. , 2019, , .		1
35	TCAD Analysis of III-V capacitor-less A2RAM cells. , 2019, , .		0
36	New material design of fast switching phase change memory as the benchmark for FD-SOI devices. , 2019, , .		0

#	ARTICLE	IF	CITATIONS
37	Impact of Effective Mass on Transport Properties and Direct Source-to-Drain Tunneling in Ultrascaled Double Gate Devices: a 2D Multi-Subband Ensemble Monte Carlo study. , 2019, , .		0
38	Thorough Understanding of Retention Time of Z ² FET Memory Operation. IEEE Transactions on Electron Devices, 2019, 66, 383-388.	3.0	11
39	Multisubband Ensemble Monte Carlo Analysis of Tunneling Leakage Mechanisms in Ultrascaled FDSOI, DGSOI, and FinFET Devices. IEEE Transactions on Electron Devices, 2019, 66, 1145-1152.	3.0	12
40	Impact of the Trap Attributes on the Gate Leakage Mechanisms in a 2D MS-EMC Nanodevice Simulator. Lecture Notes in Computer Science, 2019, , 273-280.	1.3	3
41	Analysis of the Heterogate Electronâ€“Hole Bilayer Tunneling Field-Effect Transistor With Partially Doped Channels: Effects on Tunneling Distance Modulation and Occupancy Probabilities. IEEE Transactions on Electron Devices, 2018, 65, 339-346.	3.0	4
42	Multi-Subband Ensemble Monte Carlo simulations of scaled GAA MOSFETs. Solid-State Electronics, 2018, 143, 49-55.	1.4	4
43	Confinement-induced InAs/GaSb heterojunction electronâ€“hole bilayer tunneling field-effect transistor. Applied Physics Letters, 2018, 112, .	3.3	20
44	Experimental Demonstration of Operational Z ² -FET Memory Matrix. IEEE Electron Device Letters, 2018, 39, 660-663.	3.9	21
45	A review of the Z ² -FET 1T-DRAM memory: Operation mechanisms and key parameters. Solid-State Electronics, 2018, 143, 10-19.	1.4	36
46	3D multi-subband ensemble Monte Carlo simulation of $\sim 100\%$ and $\sim 110\%$ Si nanowire FETs. , 2018, , .		0
47	MSDRAM, A2RAM and Z ² -FET performance benchmark for 1T-DRAM applications. , 2018, , .		8
48	MS-EMC vs. NEGF: A comparative study accounting for transport quantum corrections. , 2018, , .		9
49	Impact of Strain on S/D tunneling in FinFETs: a MS-EMC study. , 2018, , .		0
50	Source-to-Drain Tunneling Analysis in FDSOI, DGSOI, and FinFET Devices by Means of Multisubband Ensemble Monte Carlo. IEEE Transactions on Electron Devices, 2018, 65, 4740-4746.	3.0	11
51	Simulation study on Z ² FET scalability, process optimization and their impact on performance. , 2018, , .		2
52	Z ² -FET memory matrix in 28 nm FDSOI technology. , 2018, , .		2
53	Gate Leakage Tunneling Impact on the InAs/GaSb Heterojunction Electronâ€“Hole Bilayer Tunneling Field-Effect Transistor. IEEE Transactions on Electron Devices, 2018, 65, 4679-4686.	3.0	8
54	Scaling FDSOI technology down to 7 nm â€” A physical modeling study based on 3D phase-space subband boltzmann transport. , 2018, , .		1

#	ARTICLE	IF	CITATIONS
55	Impact of electron effective mass variation on the performance of InAs/GaSb Electron-Hole Bilayer Tunneling Field-Effect Transistor. , 2018, , .		4
56	Evaluation of thin-oxide Z2-FET DRAM cell. , 2018, , .		7
57	Experimental Characterization of the Random Telegraph Noise Signature in MOSFETs Under the Influence of Magnetic Fields. IEEE Electron Device Letters, 2018, 39, 1054-1057.	3.9	2
58	Towards InGaAs MSDRAM Capacitor-Less Cells. ECS Transactions, 2018, 85, 195-200.	0.5	3
59	Near field scanning microwave microscope based on a coaxial cavity resonator for the characterization of semiconductor structures. , 2018, , .		0
60	InGaAs Capacitor-Less DRAM Cells TCAD Demonstration. IEEE Journal of the Electron Devices Society, 2018, 6, 884-892.	2.1	9
61	Mechanical and thermal properties of graphene modified asphalt binders. Construction and Building Materials, 2018, 180, 265-274.	7.2	101
62	Confinement orientation effects in S/D tunneling. Solid-State Electronics, 2017, 128, 48-53.	1.4	5
63	Implementation of Band-to-Band Tunneling Phenomena in a Multisubband Ensemble Monte Carlo Simulator: Application to Silicon TFETs. IEEE Transactions on Electron Devices, 2017, 64, 3084-3091.	3.0	9
64	Ultra-low power 1T-DRAM in FDSOI technology. Microelectronic Engineering, 2017, 178, 245-249.	2.4	11
65	Low-Power Z2-FET Capacitorless 1T-DRAM. , 2017, , .		15
66	Extended Analysis of the Z^2 -FET: Operation as Capacitorless eDRAM. IEEE Transactions on Electron Devices, 2017, 64, 4486-4491.	3.0	34
67	Electrostatic performance of InSb, GaSb, Si and Ge p-channel nanowires. Journal Physics D: Applied Physics, 2017, 50, 495106.	2.8	3
68	Characterization of semiconductor structures using scanning microwave microscopy technique. , 2017, , .		1
69	Multi-Subband Ensemble Monte Carlo simulations of scaled GAA MOSFETs. , 2017, , .		0
70	Assessment of gate leakage mechanism utilizing Multi-Subband Ensemble Monte Carlo. , 2017, , .		4
71	The mystery of the Z2-FET 1T-DRAM memory. , 2017, , .		2
72	Insights on the Body Charging and Noise Generation by Impact Ionization in Fully Depleted SOI MOSFETs. IEEE Transactions on Electron Devices, 2017, 64, 5093-5098.	3.0	0

#	ARTICLE	IF	CITATIONS
73	Systematic method for electrical characterization of random telegraph noise in MOSFETs. Solid-State Electronics, 2017, 128, 115-120.	1.4	5
74	Three-dimensional multi-subband simulation of scaled FinFETs. , 2017, , .		1
75	Simulation based DC and dynamic behaviour characterization of Z2FET. , 2017, , .		6
76	Z^2 -FET as Capacitor-Less eDRAM Cell For High-Density Integration. IEEE Transactions on Electron Devices, 2017, 64, 4904-4909.	3.0	28
77	Multi-subband ensemble Monte Carlo study of tunneling leakage mechanisms. , 2017, , .		3
78	2D-TCAD simulation on retention time of Z2FET for DRAM application. , 2017, , .		7
79	Gate-induced vs. implanted body doping impact on $Z^{2²}$ -FET DC operation. , 2017, , .		0
80	Band-to-band tunneling distance analysis in the heterogate electronâ€“hole bilayer tunnel field-effect transistor. Journal of Applied Physics, 2016, 119, .	2.5	2
81	Comment on â€œOptimization of a Pocketed Dual-Metal-Gate TFET by Means of TCAD Simulations Accounting for Quantization-Induced Bandgap Wideningâ€“. IEEE Transactions on Electron Devices, 2016, 63, 5077-5078.	3.0	2
82	Competitive 1T-DRAM in 28 nm FDSOI technology for low-power embedded memory. , 2016, , .		8
83	Capacitor-less memory: Advances and challenges. , 2016, , .		4
84	Confinement orientation effects in S/D tunneling. , 2016, , .		2
85	Assessment of confinement-induced band-to-band tunneling leakage in the FinEHBTfET. , 2016, , .		6
86	Electrical characterization of Random Telegraph Noise in back-biased Ultrathin Silicon-On-Insulator MOSFETs. , 2016, , .		1
87	On the influence of the back-gate bias on InGaAs Trigate MOSFETs. , 2016, , .		0
88	Switching Behavior Constraint in the Heterogate Electronâ€“Hole Bilayer Tunnel FET: The Combined Interplay Between Quantum Confinement Effects and Asymmetric Configurations. IEEE Transactions on Electron Devices, 2016, 63, 2570-2576.	3.0	7
89	Electrical characterization and conductivity optimization of laser reduced graphene oxide on insulator using point-contact methods. RSC Advances, 2016, 6, 46231-46237.	3.6	16
90	Quantum Mechanical Confinement in the Fin Electron-Hole Bilayer Tunnel Field-Effect Transistor. IEEE Transactions on Electron Devices, 2016, , 1-7.	3.0	3

#	ARTICLE	IF	CITATIONS
91	Multi-subband ensemble Monte Carlo study of band-to-band tunneling in silicon-based TFETs. , 2016, , .		2
92	Active charge collection strategy for radiation environment at device level. , 2016, , .		2
93	Electrical characterization of Random Telegraph Noise in Fully-Depleted Silicon-On-Insulator MOSFETs under extended temperature range and back-bias operation. Solid-State Electronics, 2016, 117, 60-65.	1.4	17
94	Impact of non uniform strain configuration on transport properties for FD14+ devices. Solid-State Electronics, 2016, 115, 232-236.	1.4	2
95	Multi-Subband Ensemble Monte Carlo simulation of Si nanowire MOSFETs. , 2015, , .		8
96	Direct Characterization of Impact Ionization Current in Silicon-on-Insulator Body-Contacted MOSFETs. ECS Transactions, 2015, 66, 93-99.	0.5	2
97	(Invited) Special Memory Mechanisms in SOI Devices. ECS Transactions, 2015, 66, 201-210.	0.5	0
98	Impact of non uniform strain configuration on transport properties for FD14+ devices. , 2015, , .		0
99	Threshold voltage and on-current Variability related to interface traps spatial distribution. , 2015, , .		3
100	Determination of ad hoc deposited charge on bare SOI wafers. , 2015, , .		5
101	Comment on "Germanium electron-hole bilayer tunnel field-effect transistors with a symmetrically arranged double gate". Semiconductor Science and Technology, 2015, 30, 128001.	2.0	4
102	Sub-22nm scaling of UTB2SOI devices for Multi-V _t applications. , 2015, , .		0
103	Effects of dietary choline availability on latent inhibition of flavor aversion learning. Nutritional Neuroscience, 2015, 18, 275-280.	3.1	2
104	Mobility and Capacitance Comparison in Scaled InGaAs Versus Si Trigate MOSFETs. IEEE Electron Device Letters, 2015, 36, 114-116.	3.9	12
105	Strain effects on effective masses for MoS ₂ monolayers. Journal of Physics: Conference Series, 2015, 609, 012008.	0.4	2
106	Simulation study of the electron mobility in few-layer MoS ₂ metal-insulator-semiconductor field-effect transistors. Solid-State Electronics, 2015, 114, 30-34.	1.4	13
107	Assessment of pseudo-bilayer structures in the heterogate germanium electron-hole bilayer tunnel field-effect transistor. Applied Physics Letters, 2015, 106, .	3.3	14
108	Impact of the Back-Gate Biasing on Trigate MOSFET Electron Mobility. IEEE Transactions on Electron Devices, 2015, 62, 224-227.	3.0	12

#	ARTICLE	IF	CITATIONS
109	Role of the gate in ballistic nanowire SOI MOSFETs. Solid-State Electronics, 2015, 112, 24-28.	1.4	2
110	Tunability of effective masses on MoS2 monolayers. Microelectronic Engineering, 2015, 147, 302-305.	2.4	6
111	Impact of Asymmetric Configurations on the Heterogate Germanium Electron–Hole Bilayer Tunnel FET Including Quantum Confinement. IEEE Transactions on Electron Devices, 2015, 62, 3560-3566.	3.0	27
112	Analytic Potential and Charge Model of Semiconductor Quantum Wells. IEEE Transactions on Electron Devices, 2015, 62, 4186-4191.	3.0	10
113	The unexpected beneficial effect of the <i>L<i> <td>3.3</td> <td>3</td> </i>	3.3	3
114	Response to "Comment on "Assessment of field-induced quantum confinement in heterogate germanium electron–hole bilayer tunnel field-effect transistor" [Appl. Phys. Lett. 106, 026102 (2015)]. Applied Physics Letters, 2015, 106, 026103.	3.3	2
115	Impact of S/D tunneling in ultrascaled devices, a Multi-Subband Ensemble Monte Carlo study. , 2015, , .		6
116	Analytic drain current model for III–V cylindrical nanowire transistors. Journal of Applied Physics, 2015, 118, 044502.	2.5	14
117	Implicit versus explicit momentum relaxation time solution for semiconductor nanowires. Journal of Applied Physics, 2015, 118, 024504.	2.5	1
118	A new explicit and analytical model for square Gate-All-Around MOSFETs with rounded corners. Solid-State Electronics, 2015, 111, 180-187.	1.4	6
119	Experimental developments of A2RAM memory cells on SOI and bulk substrates. Solid-State Electronics, 2015, 103, 7-14.	1.4	18
120	A2RAM: Low-power 1T-DRAM memory cells compatible with planar and 3D SOI substrates. , 2014, , .		0
121	TCAD simulation of interface traps related variability in bulk decananometer mosfets. , 2014, , .		4
122	Influence of alloy disorder scattering on the hole mobility of SiGe nanowires. Journal of Applied Physics, 2014, 116, .	2.5	3
123	Assessment of field-induced quantum confinement in heterogate germanium electron–hole bilayer tunnel field-effect transistor. Applied Physics Letters, 2014, 105, 082108.	3.3	38
124	Size-dependent electron mobility in InAs nanowires. , 2014, , .		0
125	A parallel deterministic solver for the Schr–odinger–Poisson–Boltzmann system in ultra-short DG-MOSFETs: Comparison with Monte-Carlo. Computers and Mathematics With Applications, 2014, 67, 1703-1721.	2.7	11
126	Analytical model for the threshold voltage of III–V nanowire transistors including quantum effects. Solid-State Electronics, 2014, 92, 28-34.	1.4	3

#	ARTICLE	IF	CITATIONS
127	3D multi-subband ensemble Monte Carlo simulator of FinFETs and nanowire transistors. , 2014, , .		11
128	Theoretical interpretation of the electron mobility behavior in InAs nanowires. Journal of Applied Physics, 2014, 116, 174505.	2.5	9
129	Modeling the Channel Charge and Potential in Quasi-Ballistic Nanoscale Double-Gate MOSFETs. IEEE Transactions on Electron Devices, 2014, 61, 2640-2646.	3.0	12
130	In Situ Characterization of Bias Instability in Bare SOI Wafers by Pseudo-MOSFET Technique. IEEE Transactions on Device and Materials Reliability, 2014, 14, 878-883.	2.0	2
131	Tri-Dimensional A2-RAM Cell: Entering the Third Dimension. Engineering Materials, 2014, , 105-124.	0.6	0
132	Taste and olfactory status in a gourmand with a right amygdala lesion. Neurocase, 2014, 20, 421-433.	0.6	5
133	Analytical temperature dependent model for nanoscale double-gate MOSFETs reproducing advanced transport models. Solid-State Electronics, 2014, 98, 2-6.	1.4	4
134	MONTE-CARLO SIMULATION OF ULTRA-THIN FILM SILICON-ON-INSULATOR MOSFETs. Selected Topics in Electornics and Systems, 2014, , 1-32.	0.2	0
135	An analytical mobility model for square Gate-All-Around MOSFETs. Solid-State Electronics, 2013, 90, 18-22.	1.4	5
136	Analytical Gate Capacitance Modeling of III-V Nanowire Transistors. IEEE Transactions on Electron Devices, 2013, 60, 1590-1599.	3.0	18
137	Two-band $\hbar\omega_p$ model for Si-(110) electron devices. Journal of Applied Physics, 2013, 114, 073706.	2.5	2
138	Bias-Engineered Mobility in Advanced FD-SOI MOSFETs. IEEE Electron Device Letters, 2013, 34, 840-842.	3.9	14
139	Ab initio validation of continuum models for Si/SiO ₂ /Si interfaces. , 2013, , .		0
140	Influence of the back-gate bias on the electron mobility of trigate MOSFETs. , 2013, , .		1
141	Analytical drain current model using temperature dependence model in nanoscale Double-Gate (DG) MOSFETs. , 2013, , .		1
142	An in-depth Monte Carlo study of low-field mobility in ultra-thin body DGMOSFETs for modeling purposes. Solid-State Electronics, 2013, 79, 92-97.	1.4	2
143	On the extension of ET-FDSOI roadmap for 22nm node and beyond. Solid-State Electronics, 2013, 90, 23-27.	1.4	23
144	A new characterization technique for SOI wafers: Split C(V) in pseudo-MOSFET configuration. Solid-State Electronics, 2013, 90, 127-133.	1.4	15

#	ARTICLE	IF	CITATIONS
145	Direct point-contact characterization of Bias instability on bare SOI wafers. , 2013, , .		1
146	Ab initio validation of continuum models parametrizations for ultrascaled SOI interfaces. Microelectronic Engineering, 2013, 109, 286-289.	2.4	3
147	Influence of the interface trap location on the performance and variability of ultra-scaled MOSFETs. Microelectronics Reliability, 2013, 53, 1243-1246.	1.7	13
148	Effective Capacitance Area for Pseudo-MOSFET Characterization of Bare SOI Wafers by Split-C(V) Measurements. ECS Journal of Solid State Science and Technology, 2013, 2, P529-P533.	1.8	0
149	Determination of Effective Capacitance Area for Pseudo-MOSFET Based Characterization of Bare SOI Wafers by Split-C(V) Measurements. ECS Transactions, 2013, 53, 209-217.	0.5	4
150	Optimisation and parallelisation of a 2D MOSFET multi-subband ensemble Monte Carlo simulator. International Journal of High Performance Computing Applications, 2013, 27, 483-492.	3.7	6
151	Non-parabolicity in Si-(110) nMOSFETs: Analytic and numerical results for the two-band k · p model. , 2013, , .		0
152	The effect of quantum confinement on tunneling field-effect transistors with high- ϵ gate dielectric. Applied Physics Letters, 2013, 103, .	3.3	14
153	Effect of confined acoustic phonons on the electron mobility of rectangular nanowires. Applied Physics Letters, 2013, 103, .	3.3	8
154	Notice of Removal: Fabrication and validation of A2RAM memory cells on SOI and bulk substrates - Withdrawn. , 2013, , .		1
155	Improving subthreshold MSB-EMC simulations by dynamic particle weighting. , 2013, , .		1
156	Impact of back-gate biasing on effective field and mobility in ultrathin silicon-on-insulator metal-oxide-semiconductor field-effect-transistors. Journal of Applied Physics, 2013, 113, .	2.5	11
157	MONTE-CARLO SIMULATION OF ULTRA-THIN FILM SILICON-ON-INSULATOR MOSFETs. International Journal of High Speed Electronics and Systems, 2013, 22, 1350001.	0.7	0
158	An in-depth simulation study of thermal reset transitions in resistive switching memories. Journal of Applied Physics, 2013, 114, .	2.5	58
159	Spontaneous object recognition memory in aged rats: Complexity versus similarity. Learning and Memory, 2012, 19, 444-448.	1.3	18
160	ADVANCED CONCEPTS FOR FLOATING-BODY MEMORIES. International Journal of High Speed Electronics and Systems, 2012, 21, 1250002.	0.7	0
161	Experimental Demonstration of Capacitorless A2RAM Cells on Silicon-on-Insulator. IEEE Electron Device Letters, 2012, 33, 1717-1719.	3.9	48
162	Multibranch mobility characterization: Evidence of carrier mobility enhancement by back-gate biasing in FD-SOI MOSFET. , 2012, , .		1

#	ARTICLE	IF	CITATIONS
163	Impact of effective capacitance area on the characterization of SOI Wafers by Split-C(V) in Pseudo-MOSFET configuration. , 2012, , .		2
164	3D Trigate 1T-DRAM Memory Cell for 2x nm Nodes. , 2012, , .		0
165	A 20nm low-power triple-gate multibody 1T-DRAM cell. , 2012, , .		2
166	Innovative capacitorless SOI DRAMs. , 2012, , .		1
167	Combined effect of mechanical stressors and channel orientation on mobility in FDSOI n and p MOSFETs. , 2012, , .		0
168	Experimental demonstration of A2RAM memory cell on SOI. , 2012, , .		1
169	Effect of interfacial states on the technological variability of trigate MOSFETs. , 2012, , .		0
170	Accurate Calculation of Gate Tunneling Current in Double-Gate and Single-Gate SOI MOSFETs Through Gate Dielectric Stacks. IEEE Transactions on Electron Devices, 2012, 59, 2589-2596.	3.0	9
171	Impact of Quantum Confinement on Gate Threshold Voltage and Subthreshold Swings in Double-Gate Tunnel FETs. IEEE Transactions on Electron Devices, 2012, 59, 3205-3211.	3.0	38
172	A Simple Approach to Quantum Confinement in Tunneling Field-Effect Transistors. IEEE Electron Device Letters, 2012, 33, 1342-1344.	3.9	39
173	Analytic potential and charge model for III-V surrounding gate metal-oxide-semiconductor field-effect transistors. Journal of Applied Physics, 2012, 112, .	2.5	23
174	Multibranch Mobility Analysis for the Characterization of FDSOI Transistors. IEEE Electron Device Letters, 2012, 33, 1102-1104.	3.9	16
175	Inversion charge modeling in n-type and p-type Double-Gate MOSFETs including quantum effects: The role of crystallographic orientation. Solid-State Electronics, 2012, 67, 30-37.	1.4	7
176	Reaching sub-32nm nodes: ET-FDSOI and BOX optimization. Solid-State Electronics, 2012, 70, 101-105.	1.4	23
177	Simulation of Fabricated 20-nm Schottky Barrier MOSFETs on SOI: Impact of Barrier Lowering. IEEE Transactions on Electron Devices, 2012, 59, 1320-1327.	3.0	17
178	Two-Dimensional Monte Carlo Simulation of DGSOI MOSFET Misalignment. IEEE Transactions on Electron Devices, 2012, 59, 1621-1628.	3.0	14
179	On the effective mass of holes in inversion layers. , 2011, , .		0
180	Analytical drain current model reproducing advanced transport models in nanoscale double-gate (DG) MOSFETs. , 2011, , .		1

#	ARTICLE	IF	CITATIONS
181	Surface roughness scattering model for arbitrarily oriented silicon nanowires. Journal of Applied Physics, 2011, 110, 084514.	2.5	22
182	Hole effective mass in silicon inversion layers with different substrate orientations and channel directions. Journal of Applied Physics, 2011, 110, .	2.5	23
183	Ultrathin n-Channel and p-Channel SOI MOSFETs. Engineering Materials, 2011, , 169-185.	0.6	0
184	New concepts for 1T-DRAMs: Overcoming the scaling limits. , 2011, , .		3
185	Properties of 22nm node extremely-thin-SOI MOSFETs. , 2011, , .		4
186	On the role of Coulomb scattering in hafnium-silicate gated silicon n and p-channel metal-oxide-semiconductor-field-effect-transistors. Journal of Applied Physics, 2011, 110, 124503.	2.5	2
187	Multi-Subband Ensemble Monte Carlo simulation of bulk MOSFETs for the 32nm-node and beyond. Solid-State Electronics, 2011, 65-66, 88-93.	1.4	18
188	Novel Capacitorless 1T-DRAM Cell for 22-nm Node Compatible With Bulk and SOI Substrates. IEEE Transactions on Electron Devices, 2011, 58, 2371-2377.	3.0	46
189	An Inversion-Charge Analytical Model for Square Gate-All-Around MOSFETs. IEEE Transactions on Electron Devices, 2011, 58, 2854-2861.	3.0	12
190	Influence of Orientation, Geometry, and Strain on Electron Distribution in Silicon Gate-All-Around (GAA) MOSFETs. IEEE Transactions on Electron Devices, 2011, 58, 3350-3357.	3.0	14
191	In-Depth Study of Quantum Effects in SOI DG MOSFETs for Different Crystallographic Orientations. IEEE Transactions on Electron Devices, 2011, 58, 4438-4441.	3.0	6
192	Capacitor-less A-RAM SOI memory: Principles, scaling and expected performance. Solid-State Electronics, 2011, 59, 44-49.	1.4	11
193	Three-interface pseudo-MOSFET models for the characterization of SOI wafers with ultrathin film and BOX. Microelectronic Engineering, 2011, 88, 1236-1239.	2.4	9
194	Simulation of the electrostatic and transport properties of 3D-stacked GAA silicon nanowire FETs. Solid-State Electronics, 2011, 59, 62-67.	1.4	5
195	Self-heating effects in ultrathin FD SOI transistors. , 2011, , .		12
196	New Capacitorless Dynamic Memory Compatible with SOI and Bulk CMOS. ECS Transactions, 2011, 35, 195-200.	0.5	0
197	Compact drain-current model for reproducing advanced transport models in nanoscale double-gate MOSFETs. Semiconductor Science and Technology, 2011, 26, 095015.	2.0	9
198	Intra-amygdala ZIP injections impair the memory of learned active avoidance responses and attenuate conditioned taste-aversion acquisition in rats. Learning and Memory, 2011, 18, 529-533.	1.3	29

#	ARTICLE	IF	CITATIONS
199	Hole transport in DGSOI devices: Orientation and silicon thickness effects. Solid-State Electronics, 2010, 54, 191-195.	1.4	18
200	An analytical model for square GAA MOSFETs including quantum effects. Solid-State Electronics, 2010, 54, 1463-1469.	1.4	28
201	Why the Universal Mobility Is Not. IEEE Transactions on Electron Devices, 2010, 57, 1327-1333.	3.0	33
202	A Model of the Gate Capacitance of Surrounding Gate Transistors: Comparison With Double-Gate MOSFETs. IEEE Transactions on Electron Devices, 2010, 57, 2477-2483.	3.0	11
203	An Analytical "3D" Model for Surrounding-Gate Transistors That Includes Quantum and Velocity Overshoot Effects. IEEE Transactions on Electron Devices, 2010, 57, 2925-2933.	3.0	30
204	Multi-Subband Monte Carlo study of device orientation effects in ultra-short channel DGSOI. Solid-State Electronics, 2010, 54, 131-136.	1.4	43
205	Comparison of semiclassical transport formulations including quantum corrections for advanced devices with High-K gate stacks. , 2010, , .		0
206	Effects of deviations in the cross-section of square nanowires. , 2010, , .		0
207	An in-depth simulation study of Coulomb mobility in ultra-thin-body SOI MOSFETs. Semiconductor Science and Technology, 2010, 25, 055002.	2.0	3
208	A-RAM Memory Cell: Concept and Operation. IEEE Electron Device Letters, 2010, 31, 972-974.	3.9	42
209	Origins of universal mobility violation in SOI MOSFETs. , 2010, , .		1
210	Multi-Subband Monte Carlo simulation of bulk MOSFETs for the 32nm-node and beyond. , 2010, , .		0
211	Accurate Simulation of the Electron Density of Surrounding Gate Transistors. , 2009, , .		0
212	Hole Mobility in Ultrathin Double-Gate SOI Devices: The Effect of Acoustic Phonon Confinement. IEEE Electron Device Letters, 2009, 30, 1338-1340.	3.9	20
213	Using Grid Infrastructures for a Stationary DGSOI Monte Carlo Simulation. , 2009, , .		0
214	The effect of surface roughness scattering on hole mobility in double gate silicon-on-insulator devices. Journal of Applied Physics, 2009, 106, 023705.	2.5	7
215	A new inversion charge centroid model for surrounding gate transistors with HfO ₂ as gate insulator. , 2009, , .		0
216	Simulation of Hole Mobility in DGSOI Transistors. ECS Transactions, 2009, 19, 235-240.	0.5	0

#	ARTICLE	IF	CITATIONS
217	Comparison of the Electrostatics of Bulk and SOI Trigate MOSFETs. ECS Transactions, 2009, 19, 127-132.	0.5	2
218	Ultrathin Body Effects in Multiple Gate SOI Transistors. ECS Transactions, 2009, 25, 91-98.	0.5	0
219	Characterization, modelling and simulation of Sub-45nm SOI devices. , 2009, , .		0
220	Simulation of hole mobility in two-dimensional systems. Semiconductor Science and Technology, 2009, 24, 035016.	2.0	20
221	Revisited Pseudo-MOSFET Models for the Characterization of Ultrathin SOI Wafers. IEEE Transactions on Electron Devices, 2009, 56, 1507-1515.	3.0	36
222	Equivalent Oxide Thickness of Trigate SOI MOSFETs With High- κ Insulators. IEEE Transactions on Electron Devices, 2009, 56, 2711-2719.	3.0	28
223	Monte Carlo simulation of nanoelectronic devices. Journal of Computational Electronics, 2009, 8, 174-191.	2.5	6
224	Non-metallic effects in silicided gate MOSFETs. Solid-State Electronics, 2009, 53, 1313-1317.	1.4	0
225	Effect of Arbitrary Orientation and Strain on Surrounding Gate Transistors. , 2009, , .		1
226	A-RAM: Novel capacitor-less DRAM memory. , 2009, , .		4
227	Quantization effects in silicided and metal gate MOSFETs. , 2009, , .		0
228	Quantum-Monte Carlo simulation of ultra-short DGSOI devices: A Multi-Subband approach. , 2009, , .		0
229	The influence of orientation and strain on the transport properties of SOI trigate nMOSFETs. , 2009, , .		1
230	Monte Carlo simulation of low-field mobility in strained double gate SOI transistors. Journal of Computational Electronics, 2008, 7, 205-208.	2.5	2
231	Accurate modeling of Metal/HfO ₂ /Si capacitors. Journal of Computational Electronics, 2008, 7, 155-158.	2.5	3
232	Modeling the equivalent oxide thickness of Surrounding Gate SOI devices with high- $\hat{\epsilon}$ insulators. Solid-State Electronics, 2008, 52, 1854-1860.	1.4	33
233	Modeling the Centroid and the Inversion Charge in Cylindrical Surrounding Gate MOSFETs, Including Quantum Effects. IEEE Transactions on Electron Devices, 2008, 55, 411-416.	3.0	76
234	Mobility in Multigate MOSFETs. , 2008, , 191-256.		3

#	ARTICLE	IF	CITATIONS
235	A revisited pseudo-MOSFET model for ultrathin SOI films. , 2008, , .		1
236	Enhanced electron transport by carrier overshoot in ultrascaled Double Gate MOSFETs. , 2008, , .		0
237	Fully self-consistent k · p solver and Monte Carlo simulator for hole inversion layers. , 2008, , .		3
238	The Quantization Impact of Accumulated Carriers in Silicide-Gated MOSFETs. IEEE Electron Device Letters, 2008, 29, 628-631.	3.9	4
239	A In-depth Simulation Study of CMOS Inverters Based on the Novel Surrounding Gate Transistors. , 2008, , .		1
240	Coulomb scattering in high- $\hat{\nu}$ gate stack silicon-on-insulator metal-oxide-semiconductor field effect transistors. Journal of Applied Physics, 2008, 104, 063704.	2.5	13
241	Quantum-Corrected Monte Carlo Simulation of Double Gate Silicon on Insulator Transistors. Journal of Computational and Theoretical Nanoscience, 2008, 5, 1046-1057.	0.4	0
242	Study of the Corner Effects on Pi-Gate SOI MOSFETs. , 2007, , .		1
243	A theoretical interpretation of magnetoresistance mobility in silicon inversion layers. Journal of Applied Physics, 2007, 102, 013708.	2.5	6
244	Evidence for mobility enhancement in double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors. Journal of Applied Physics, 2007, 102, 083712.	2.5	23
245	A Comprehensive Study of the Corner Effects in Pi-Gate SOI MOSFETs. ECS Transactions, 2007, 6, 363-368.	0.5	0
246	Charge transport in nanoscaled silicon-on-insulator devices. , 2007, , .		1
247	An electron mobility model for ultra-thin gate-oxide MOSFETs including the contribution of remote scattering mechanisms. Semiconductor Science and Technology, 2007, 22, 348-353.	2.0	8
248	Ballisticity at very low drain bias in DG SOI Nano-MOSFETs. , 2007, , .		1
249	Anisotropy of electron mobility in arbitrarily oriented FinFETs. , 2007, , .		10
250	Geometric Magnetoresistance and Mobility Behavior in Single-Gate and Double-Gate SOI Devices. SOI Conference, Proceedings of the IEEE International, 2007, , .	0.0	1
251	Quantum corrected EMC simulation of ultrashort DGSOI devices. Ballistic vs. Diffusive regime. , 2007, , .		0
252	Mobility issues in double-gate SOI MOSFETs: Characterization and analysis. , 2007, , .		4

#	ARTICLE	IF	CITATIONS
253	Phonon scattering in Si-based nanodevices. Solid-State Electronics, 2007, 51, 593-597.	1.4	6
254	Monte Carlo simulation of Hall and magnetoresistance mobility in SOI devices. Solid-State Electronics, 2007, 51, 1216-1220.	1.4	10
255	Calculation of the phonon-limited mobility in silicon Gate All-Around MOSFETs. Solid-State Electronics, 2007, 51, 1211-1215.	1.4	15
256	Modeling of Inversion Layer Centroid and Polysilicon Depletion Effects on Ultrathin-Gate-Oxide MOSFET Behavior: The Influence of Crystallographic Orientation. IEEE Transactions on Electron Devices, 2007, 54, 723-732.	3.0	21
257	A Comprehensive Study of the Corner Effects in Pi-Gate MOSFETs Including Quantum Effects. IEEE Transactions on Electron Devices, 2007, 54, 3369-3377.	3.0	75
258	Quantum Ensemble Monte Carlo simulation of silicon-based nanodevices. Journal of Computational Electronics, 2007, 6, 41-44.	2.5	2
259	Quantum-mechanical effects in multiple-gate MOSFETs. Journal of Computational Electronics, 2007, 6, 145-148.	2.5	17
260	Influence of acoustic phonon confinement on electron mobility in ultrathin silicon on insulator layers. Applied Physics Letters, 2006, 88, 122108.	3.3	36
261	Confined acoustic phonons in ultrathin SOI layers. Journal of Computational Electronics, 2006, 5, 199-203.	2.5	0
262	On the gate capacitance limits of nanoscale DG and FD SOI MOSFETs. IEEE Transactions on Electron Devices, 2006, 53, 753-758.	3.0	21
263	The Multivalley Effective Conduction Band-Edge Method for Monte Carlo Simulation of Nanoscale Structures. IEEE Transactions on Electron Devices, 2006, 53, 2703-2710.	3.0	29
264	Characterization of electron transport at high fields in silicon-on-insulator devices: a Monte Carlo study. Semiconductor Science and Technology, 2006, 21, 81-86.	2.0	0
265	Acoustic phonon confinement in silicon nanolayers: Effect on electron mobility. Journal of Applied Physics, 2006, 100, 013701.	2.5	73
266	Electron transport in silicon inversion slabs of nanometric thickness. , 2005, , .		0
267	Title is missing!. Solid-State Electronics, 2005, 49, 1453.	1.4	0
268	A comprehensive study of carrier velocity modulation in DGSOI transistors. Solid-State Electronics, 2005, 49, 1504-1509.	1.4	2
269	Electron mobility and magneto transport study of ultra-thin channel double-gate Si MOSFETs. Solid-State Electronics, 2005, 49, 1516-1521.	1.4	5
270	Monte Carlo simulation of double gate silicon on insulator devices operated as velocity modulation transistors. Applied Physics Letters, 2005, 86, 202115.	3.3	5

#	ARTICLE	IF	CITATIONS
271	Effects of nonparabolic bands in quantum wires. Journal of Applied Physics, 2005, 98, 013702.	2.5	24
272	Implications of nonparabolicity, warping, and inelastic phonon scattering on hole transport in pure Si and Ge within the effective mass framework. Journal of Applied Physics, 2005, 97, 013702.	2.5	17
273	A comprehensive study of velocity overshoot effects in double gate silicon on insulator transistors. Semiconductor Science and Technology, 2004, 19, 393-398.	2.0	5
274	Temperature behaviour of electron mobility in double-gate silicon on insulator transistors. Semiconductor Science and Technology, 2004, 19, 113-119.	2.0	14
275	Electron mobility in ultrathin silicon-on-insulator layers at 4.2 K. Applied Physics Letters, 2004, 84, 2298-2300.	3.3	17
276	Velocity overshoot in ultrathin double-gate silicon-on-insulator transistors. Applied Physics Letters, 2004, 84, 299-301.	3.3	5
277	Monte Carlo simulation of electron velocity overshoot in DGSOI MOSFETs. , 2004, , .		0
278	Gate bias symmetry dependency of electron mobility and prospect of velocity modulation in double-gate silicon-on-insulator transistors. Applied Physics Letters, 2004, 85, 5442-5444.	3.3	12
279	Accurate deterministic numerical simulation of p-n junctions. , 2004, , .		1
280	Image and exchange-correlation effects in double gate silicon-on-insulator transistors. Microelectronic Engineering, 2004, 72, 374-378.	2.4	3
281	Accurate Deterministic Numerical Simulation of p-n Junctions. Journal of Computational Electronics, 2004, 3, 235-238.	2.5	4
282	Monte Carlo Simulation of Electron Velocity Overshoot in DGSOI MOSFETs. Journal of Computational Electronics, 2004, 3, 295-298.	2.5	0
283	Double gate silicon on insulator transistors. A Monte Carlo study. Solid-State Electronics, 2004, 48, 937-945.	1.4	13
284	Simulation and modelling of transport properties in strained-Si and strained-Si/SiGe-on-insulator MOSFETs. Solid-State Electronics, 2004, 48, 1347-1355.	1.4	12
285	Reconfigurable Distributed Network Control System for Industrial Plant Automation. IEEE Transactions on Industrial Electronics, 2004, 51, 1168-1180.	7.9	45
286	Comparison Between Non-Equilibrium Green's Function and Monte Carlo Simulations for Transport in a Silicon Quantum Wire Structure. Journal of Computational Electronics, 2003, 2, 335-339.	2.5	0
287	Strained-Si on Si/sub 1-x/ mosfet mobility model. IEEE Transactions on Electron Devices, 2003, 50, 1408-1411.	3.0	18
288	Low temperature transport properties of thin SOI MOSFETs. Superlattices and Microstructures, 2003, 34, 341-345.	3.1	1

#	ARTICLE	IF	CITATIONS
289	Modeling of retention time degradation due to inelastic trap-assisted tunneling in EEPROM devices. <i>Microelectronics Reliability</i> , 2003, 43, 1495-1500.	1.7	9
290	Mobility enhancement via volume inversion in double-gate MOSFETs. , 2003, , .		5
291	A new remote Coulomb scattering model for ultrathin oxide MOSFETs. , 2003, , .		1
292	Remote Coulomb scattering in metal-oxide-semiconductor field effect transistors: Screening by electrons in the gate. <i>Applied Physics Letters</i> , 2003, 83, 4848-4850.	3.3	46
293	Monte Carlo simulation of remote-Coulomb-scattering-limited mobility in metal-oxide-semiconductor transistors. <i>Applied Physics Letters</i> , 2003, 82, 3251-3253.	3.3	41
294	Scattering of electrons in silicon inversion layers by remote surface roughness. <i>Journal of Applied Physics</i> , 2003, 94, 392-399.	2.5	34
295	Influence of image force and many-body correction on electron mobility in ultrathin double gate silicon on insulator inversion layers. <i>Applied Physics Letters</i> , 2003, 83, 3120-3122.	3.3	2
296	Electron mobility in double gate silicon on insulator transistors: Symmetric-gate versus asymmetric-gate configuration. <i>Journal of Applied Physics</i> , 2003, 94, 5732-5741.	2.5	32
297	Effect of polysilicon depletion charge on electron mobility in ultrathin oxide MOSFETs. <i>Semiconductor Science and Technology</i> , 2003, 18, 927-937.	2.0	12
298	Coulomb scattering model for ultrathin silicon-on-insulator inversion layers. <i>Applied Physics Letters</i> , 2002, 80, 3835-3837.	3.3	23
299	Strained-Si/SiGe-on-insulator inversion layers: The role of strained-Si layer thickness on electron mobility. <i>Applied Physics Letters</i> , 2002, 80, 4160-4162.	3.3	5
300	Electron transport in strained Si inversion layers grown on SiGe-on-insulator substrates. <i>Journal of Applied Physics</i> , 2002, 92, 288-295.	2.5	141
301	Direct and trap-assisted elastic tunneling through ultrathin gate oxides. <i>Journal of Applied Physics</i> , 2002, 91, 5116-5124.	2.5	77
302	On the enhanced electron mobility in strained-silicon inversion layers. <i>Journal of Applied Physics</i> , 2002, 92, 7320-7324.	2.5	215
303	Monte Carlo simulation of electron mobility in silicon-on-insulator structures. <i>Solid-State Electronics</i> , 2002, 46, 1715-1721.	1.4	9
304	Physical model for trap-assisted inelastic tunneling in metal-oxide-semiconductor structures. <i>Journal of Applied Physics</i> , 2001, 90, 3396-3404.	2.5	89
305	Electron transport in ultrathin double-gate SOI devices. <i>Microelectronic Engineering</i> , 2001, 59, 423-427.	2.4	8
306	A simple subthreshold swing model for short channel MOSFETs. <i>Solid-State Electronics</i> , 2001, 45, 391-397.	1.4	56

#	ARTICLE	IF	CITATIONS
307	Electron transport in silicon-on-insulator devices. Solid-State Electronics, 2001, 45, 613-620.	1.4	7
308	Improving strained-Si on Si/sub 1-x/Ge/sub x/ deep submicron MOSFETs performance by means of a stepped doping profile. IEEE Transactions on Electron Devices, 2001, 48, 1878-1884.	3.0	5
309	Strained-Si on Si/sub 1-x/Ge/sub x/ MOSFET inversion layer centroid modeling. IEEE Transactions on Electron Devices, 2001, 48, 2447-2449.	3.0	12
310	Monte Carlo simulation of double-gate silicon-on-insulator inversion layers: The role of volume inversion. Journal of Applied Physics, 2001, 89, 5478-5487.	2.5	142
311	Role of surface-roughness scattering in double gate silicon-on-insulator inversion layers. Journal of Applied Physics, 2001, 89, 1764.	2.5	48
312	Monte-Carlo SSA Analysis of the NAO Index. , 2001, , 309-320.		0
313	Effects of the inversion-layer centroid on the performance of double-gate MOSFETs. IEEE Transactions on Electron Devices, 2000, 47, 141-146.	3.0	72
314	Deep submicrometer SOI MOSFET drain current model including series resistance, self-heating and velocity overshoot effects. IEEE Electron Device Letters, 2000, 21, 239-241.	3.9	14
315	Influence of technological parameters on the behavior of the hole effective mass in SiGe structures. Journal of Applied Physics, 2000, 88, 1978-1982.	2.5	5
316	Surface roughness at the Si/SiO ₂ interfaces in fully depleted silicon-on-insulator inversion layers. Journal of Applied Physics, 1999, 86, 6854-6863.	2.5	106
317	A computational study of the strained-Si MOSFET: a possible alternative for the next century electronics industry. Computer Physics Communications, 1999, 121-122, 547-549.	7.5	1
318	Electron mobility in extremely thin single-gate silicon-on-insulator inversion layers. Journal of Applied Physics, 1999, 86, 6269-6275.	2.5	46
319	An analytical model for the electron velocity overshoot effects in strained-Si on Si/sub x/Ge/sub 1-x/ MOSFETs. IEEE Transactions on Electron Devices, 1998, 45, 993-995.	3.0	4
320	Monte Carlo simulation of electron transport properties in extremely thin SOI MOSFET's. IEEE Transactions on Electron Devices, 1998, 45, 1122-1126.	3.0	74
321	A model for the drain current of deep submicrometer MOSFETs including electron-velocity overshoot. IEEE Transactions on Electron Devices, 1998, 45, 2249-2251.	3.0	22
322	Two-dimensional drift-diffusion simulation of superficial strained-Si/Si[_{1-x}]Ge[_x] channel metal-oxide-semiconductor field-effect transistors. Journal of Vacuum Science & Technology an Official Journal of the American Vacuum Society B, Microelectronics Processing and Phenomena, 1998, 16, 1538.	1.6	0
323	Electron mobility in quantized \hat{I}^2 -SiC inversion layers. Journal of Vacuum Science & Technology an Official Journal of the American Vacuum Society B, Microelectronics Processing and Phenomena, 1998, 16, 1631.	1.6	1
324	Phonon-limited electron mobility in ultrathin silicon-on-insulator inversion layers. Journal of Applied Physics, 1998, 83, 4802-4806.	2.5	29

#	ARTICLE	IF	CITATIONS
325	Development of a Method for Determining the Dependence of the Electron Mobility on the Longitudinal-Electric Field in MOSFETs. VLSI Design, 1998, 8, 261-264.	0.5	0
326	A \hat{I}^2 -SiC MOSFET Monte Carlo Simulator Including Inversion Layer Quantization. VLSI Design, 1998, 8, 257-260.	0.5	1
327	Monte Carlo Simulation of Non-Local Transport Effects in Strained Si on Relaxed Si _{1-x} Ge _x Heterostructures. VLSI Design, 1998, 8, 253-256.	0.5	0
328	Monte Carlo Simulation of a Submicron MOSFET Including Inversion Layer Quantization. VLSI Design, 1998, 6, 287-290.	0.5	1
329	Simulation of Electron Mobility in Ultrathin Fully Depleted Single Gate SOI MOSFETs. , 1998, , 113-116.		0
330	I-V and small signal parameters modelling of ultrasubmicron MOSFETs including the significant electron-velocity overshoot effects, which are enhanced at low temperature. European Physical Journal Special Topics, 1998, 08, Pr3-21-Pr3-24.	0.2	0
331	Low temperature mobility improvement in high-mobility strained-Si/Si _{1-x} Ge _x multilayer MOSFETs. European Physical Journal Special Topics, 1998, 08, Pr3-57-Pr3-60.	0.2	1
332	Understanding the improved performance of strained channel MOSFETs. Semiconductor Science and Technology, 1997, 12, 1603-1608.	2.0	5
333	Influence of mobility fluctuations on random telegraph signal amplitude in n-channel metal oxide semiconductor field-effect transistors. Journal of Applied Physics, 1997, 82, 4621-4628.	2.5	15
334	Random telegraph signal amplitude in submicron n-channel metal oxide semiconductor field effect transistors. Applied Physics Letters, 1997, 70, 2153-2155.	3.3	9
335	A Monte Carlo study on electron mobility in quantized cubic silicon carbide inversion layers. Journal of Applied Physics, 1997, 81, 6857-6865.	2.5	5
336	A detailed simulation study of the performance of -silicon carbide MOSFETs and a comparison with their silicon counterparts. Semiconductor Science and Technology, 1997, 12, 655-661.	2.0	1
337	The dependence of the electron mobility on the longitudinal electric field in MOSFETs. Semiconductor Science and Technology, 1997, 12, 321-330.	2.0	34
338	Modeling effects of electron-velocity overshoot in a MOSFET. IEEE Transactions on Electron Devices, 1997, 44, 841-846.	3.0	53
339	Study of the effects of a stepped doping profile in short-channel MOSFETs. IEEE Transactions on Electron Devices, 1997, 44, 1425-1431.	3.0	22
340	A closed-loop evaluation and validation of a method for determining the dependence of the electron mobility on the longitudinal-electric field in MOSFETs. IEEE Transactions on Electron Devices, 1997, 44, 1447-1453.	3.0	5
341	Effects of the inversion layer centroid on MOSFET behavior. IEEE Transactions on Electron Devices, 1997, 44, 1915-1922.	3.0	67
342	Electron transport properties of quantized silicon carbide inversion layers. Journal of Electronic Materials, 1997, 26, 203-207.	2.2	9

#	ARTICLE	IF	CITATIONS
343	Influence of the doping profile on electron mobility in a MOSFET. IEEE Transactions on Electron Devices, 1996, 43, 2023-2025.	3.0	2
344	Semi-empirical model of electron mobility in MOSFETs in strong inversion regime. IET Circuits, Devices and Systems, 1996, 143, 202.	0.6	0
345	A procedure for the determination of the effective mobility in an N-MOSFET in the moderate inversion region. Solid-State Electronics, 1996, 39, 875-883.	1.4	11
346	A Monte Carlo study on the electron transport properties of high-performance strained Si on relaxed Si _{1-x} Ge channel MOSFETs. Journal of Applied Physics, 1996, 80, 5121-5128.	2.5	54
347	Electron velocity saturation in quantized silicon carbide inversion layers. Applied Physics Letters, 1996, 69, 2219-2221.	3.3	8
348	Coulomb scattering in strained silicon inversion layers on Si _{1-x} Ge substrates. Applied Physics Letters, 1996, 69, 797-799.	3.3	31
349	Strained Si/SiGe Heterostructures at Low Temperatures. A Monte Carlo Study. European Physical Journal Special Topics, 1996, 06, C3-87-C3-92.	0.2	1
350	Low-Temperature Modelling of Electron-Velocity-Overshoot Effects on 70-250 nm Gate-Length MOSFETs. European Physical Journal Special Topics, 1996, 06, C3-13-C3-18.	0.2	0
351	Universality of electron mobility curves in MOSFETs: a Monte Carlo study. IEEE Transactions on Electron Devices, 1995, 42, 258-265.	3.0	62
352	Electron trapping and detrapping in near-interfacial traps during Fowler-Nordheim tunneling injection at 77 K. Microelectronic Engineering, 1995, 28, 317-320.	2.4	5
353	Effects of bulk-impurity and interface-charge on the electron mobility in MOSFETs. Solid-State Electronics, 1995, 38, 611-614.	1.4	6
354	A model for the quantized accumulation layer in metal-insulator-semiconductor structures. Solid-State Electronics, 1995, 38, 203-210.	1.4	37
355	Influence of negatively and positively charged scattering centers on electron mobility in semiconductor inversion layers: A Monte Carlo study. Journal of Applied Physics, 1995, 78, 1787-1792.	2.5	12
356	A comparison of models for phonon scattering in silicon inversion layers. Journal of Applied Physics, 1995, 77, 4128-4129.	2.5	18
357	Oxide charge space correlation in inversion layers. II. Three-dimensional oxide charge distribution. Semiconductor Science and Technology, 1995, 10, 592-600.	2.0	14
358	Influence of the oxide-charge distribution profile on electron mobility in MOSFET's. IEEE Transactions on Electron Devices, 1995, 42, 999-1004.	3.0	15
359	Effects of oxide-charge space correlation on electron mobility in inversion layers. Semiconductor Science and Technology, 1994, 9, 1102-1107.	2.0	19
360	Density of states of a two-dimensional electron gas including nonparabolicity. Journal of Applied Physics, 1994, 75, 4267-4269.	2.5	14

#	ARTICLE	IF	CITATIONS
361	A comprehensive model for Coulomb scattering in inversion layers. Journal of Applied Physics, 1994, 75, 924-934.	2.5	83
362	Influence of the interface-state density on the electron mobility in silicon inversion layers. Journal of Electronic Materials, 1993, 22, 1159-1163.	2.2	10
363	An analytical expression for phonon-limited electron mobility in silicon inversion layers. Journal of Applied Physics, 1993, 74, 3289-3292.	2.5	14
364	Remote surface roughness scattering in ultrathin-oxide MOSFETs. , 0, , .		5
365	Double gate silicon-on-insulator transistors: n/sup +/n/sup +/ gate versus n/sup +/p/sup +/ gate configuration. , 0, , .		0
366	A compact QM-based mobility model for nanoscale ultra-thin-body CMOS devices. , 0, , .		7
367	DGSOI devices operated as velocity modulation transistors. , 0, , .		1
368	Retinal Implant Electrode Arrays with 10V SOI CMOS Circuitry. , 0, , .		1
369	SPICE BSIMSOI enhancement to account for velocity overshoot effects. , 0, , .		0
370	Double gate silicon-on-insulator transistors: n/sup +/n/sup +/ gate versus n/sup +/p/sup +/ gate configuration. , 0, , .		1
371	Monte Carlo simulation of velocity modulation transistors. , 0, , .		0
372	Electron Transport in Silicon-on-Insulator Nanodevices. NATO Science for Peace and Security Series B: Physics and Biophysics, 0, , 303-322.	0.3	0