

Qiang Xu

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/11304342/publications.pdf>

Version: 2024-02-01

96
papers

1,962
citations

840776

11
h-index

794594

19
g-index

96
all docs

96
docs citations

96
times ranked

1263
citing authors

| # | ARTICLE | IF | CITATIONS |
|----|--|-----|-----------|
| 1 | Approximate Computing: A Survey. IEEE Design and Test, 2016, 33, 8-22. | 1.2 | 407 |
| 2 | On reconfiguration-oriented approximate adder design and its application. , 2013, , . | | 175 |
| 3 | Fault injection attack on deep neural network. , 2017, , . | | 120 |
| 4 | ApproxANN: An Approximate Computing Framework for Artificial Neural Network. , 2015, , . | | 114 |
| 5 | On Topology Reconfiguration for Defect-Tolerant NoC-Based Homogeneous Manycore Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009, 17, 1173-1186. | 3.1 | 70 |
| 6 | On Effective Through-Silicon Via Repair for 3-D-Stacked ICs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013, 32, 559-571. | 2.7 | 62 |
| 7 | Lifetime Reliability for Load-Sharing Redundant Systems With Arbitrary Failure Distributions. IEEE Transactions on Reliability, 2010, 59, 319-330. | 4.6 | 59 |
| 8 | On Task Allocation and Scheduling for Lifetime Extension of Platform-Based MPSoC Designs. IEEE Transactions on Parallel and Distributed Systems, 2011, 22, 2088-2099. | 5.6 | 55 |
| 9 | On effective TSV repair for 3D-stacked ICs. , 2012, , . | | 55 |
| 10 | Test architecture design and optimization for three-dimensional SoCs. , 2009, , . | | 54 |
| 11 | On Signal Selection for Visibility Enhancement in Trace-Based Post-Silicon Validation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31, 1263-1274. | 2.7 | 53 |
| 12 | On modeling faults in FinFET logic circuits. , 2012, , . | | 42 |
| 13 | Hardware Trojan Detection in Third-Party Digital Intellectual Property Cores by Multilevel Feature Analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 1370-1383. | 2.7 | 42 |
| 14 | Yield enhancement for 3D-stacked memory by redundancy sharing across dies. , 2010, , . | | 41 |
| 15 | On hardware Trojan design and implementation at register-transfer level. , 2013, , . | | 32 |
| 16 | Defect Tolerance in Homogeneous Manycore Processors Using Core-Level Redundancy with Unified Topology. , 2008, , . | | 28 |
| 17 | On simultaneous shift- and capture-power reduction in linear decompressor-based test compression environment. , 2009, , . | | 27 |
| 18 | Multi-Frequency Test Access Mechanism Design for Modular SOC Testing. , 0, , . | | 25 |

| # | ARTICLE | IF | CITATIONS |
|----|---|-----|-----------|
| 19 | Yield enhancement for 3D-stacked ICs: Recent advances and challenges. , 2012, , . | | 25 |
| 20 | Modeling TSV open defects in 3D-stacked DRAM. , 2010, , . | | 22 |
| 21 | X-Filling for Simultaneous Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010, 18, 1081-1092. | 3.1 | 21 |
| 22 | Fine-grained characterization of process variation in FPGAs. , 2010, , . | | 21 |
| 23 | Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28, 1101-1105. | 2.7 | 20 |
| 24 | On signal tracing in post-silicon validation. , 2010, , . | | 19 |
| 25 | Characterizing the lifetime reliability of manycore processors with core-level redundancy. , 2010, , . | | 18 |
| 26 | On Effective and Efficient Quality Management for Approximate Computing. , 2016, , . | | 18 |
| 27 | Lifetime reliability-aware task allocation and scheduling for MPSoC platforms. , 2009, , . | | 17 |
| 28 | DFT infrastructure for broadside two-pattern test of core-based SOCs. IEEE Transactions on Computers, 2006, 55, 470-485. | 3.4 | 15 |
| 29 | Pattern-directed circuit virtual partitioning for test power reduction. , 2007, , . | | 15 |
| 30 | On Modeling the Lifetime Reliability of Homogeneous Manycore Systems. , 2008, , . | | 13 |
| 31 | Online clock skew tuning for timing speculation. , 2011, , . | | 13 |
| 32 | On X-Variable Filling and Flipping for Capture-Power Reduction in Linear Decompressor-Based Test Compression Environment. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2012, 31, 1743-1753. | 2.7 | 13 |
| 33 | Shadow Block: Accelerating ORAM Accesses with Data Duplication. , 2018, , . | | 13 |
| 34 | Energy-efficient task allocation and scheduling for multi-mode MPSoCs under lifetime reliability constraint. , 2010, , . | | 11 |
| 35 | Test/Repair Area Overhead Reduction for Small Embedded SRAMs. Proceedings of the Asian Test Symposium, 2006, , . | 0.0 | 10 |
| 36 | Pseudo-functional testing for small delay defects considering power supply noise effects. , 2011, , . | | 10 |

| # | ARTICLE | IF | CITATIONS |
|----|--|-----|-----------|
| 37 | On Trojan side channel design and identification. , 2014, , . | | 10 |
| 38 | ApproxLUT: A novel approximate lookup table-based accelerator. , 2017, , . | | 10 |
| 39 | Time/area tradeoffs in testing hierarchical SOCs with hard mega-cores. , 0, , . | | 9 |
| 40 | Test Wrapper Design and Optimization Under Power Constraints for Embedded Cores With Multiple Clock Domains. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26, 1539-1547. | 2.7 | 9 |
| 41 | Low-overhead implementation of logic encryption using gate replacement techniques. , 2017, , . | | 9 |
| 42 | On Reusing Test Access Mechanisms for Debug Data Transfer in SoC Post-Silicon Validation. , 2008, , . | | 8 |
| 43 | On reducing both shift and capture power for scan-based testing. , 2008, , . | | 8 |
| 44 | On Multiplexed Signal Tracing for Post-Silicon Validation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013, 32, 748-759. | 2.7 | 8 |
| 45 | iFill: An Impact-Oriented X-Filling Method for Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing. , 2008, , . | | 7 |
| 46 | AgeSim: A simulation framework for evaluating the lifetime reliability of processor-based SoCs. , 2010, , . | | 7 |
| 47 | On reducing wrapper boundary register cells in modular soc testing. , 0, , . | | 6 |
| 48 | Channel Width Utilization Improvement in Testing NoC-Based Systems for Test Time Reduction. , 2008, , . | | 6 |
| 49 | Compression-aware pseudo-functional testing. , 2009, , . | | 6 |
| 50 | Path delay testing in resilient system. , 2013, , . | | 6 |
| 51 | On the Premises and Prospects of Timing Speculation. , 2015, , . | | 6 |
| 52 | On Functional Test Generation for Deep Neural Network IPs. , 2019, , . | | 6 |
| 53 | Wrapper design for multifrequency IP cores. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005, 13, 678-685. | 3.1 | 5 |
| 54 | ForTER: A forward error correction scheme for timing error resilience. , 2013, , . | | 5 |

| # | ARTICLE | IF | CITATIONS |
|----|--|-----|-----------|
| 55 | Modular and rapid testing of SOCs with unwrapped logic blocks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005, 13, 1275-1285. | 3.1 | 4 |
| 56 | In-band Cross-Trigger Event Transmission for Transaction-Based Debug. , 2008, , . | | 4 |
| 57 | Test economics for homogeneous manycore systems. , 2009, , . | | 4 |
| 58 | On multiplexed signal tracing for post-silicon debug. , 2011, , . | | 4 |
| 59 | CODA: A concurrent online delay measurement architecture for critical paths. , 2012, , . | | 4 |
| 60 | ApproxIt: An approximate computing framework for iterative methods. , 2014, , . | | 4 |
| 61 | Test-wrapper designs for the detection of signal-integrity faults on core-external interconnects of SoCs. , 2007, , . | | 3 |
| 62 | Re-Examining the Use of Network-on-Chip as Test Access Mechanism. , 2008, , . | | 3 |
| 63 | Trace signal selection for debugging electrical errors in post-silicon validation. , 2009, , . | | 3 |
| 64 | On timing-independent false path identification. , 2010, , . | | 3 |
| 65 | An FPGA chip identification generator using configurable ring oscillator. , 2010, , . | | 3 |
| 66 | Economic Analysis of Testing Homogeneous Manycore Chips. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2010, 29, 1257-1270. | 2.7 | 3 |
| 67 | On efficient silicon debug with flexible trace interconnection fabric. , 2012, , . | | 3 |
| 68 | Learning-based power management for multi-core processors via idle period manipulation. , 2012, , . | | 3 |
| 69 | SlideAcross: A Low-Latency Adaptive Router for Chip Multi-processor. , 2016, , . | | 3 |
| 70 | ApproxQA: A unified quality assurance framework for approximate computing. , 2017, , . | | 3 |
| 71 | On concurrent test of wrapped cores and unwrapped logic blocks in SOCs. , 0, , . | | 2 |
| 72 | Multifrequency TAM design for hierarchical SOCs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006, 25, 181-196. | 2.7 | 2 |

| # | ARTICLE | IF | CITATIONS |
|----|--|-----|-----------|
| 73 | A Generic Framework for Scan Capture Power Reduction in Test Compression Environment. , 2008, , . | | 2 |
| 74 | Trace signal selection for visibility enhancement in post-silicon validation. , 2009, , . | | 2 |
| 75 | Layout-aware pseudo-functional testing for critical paths considering power supply noise effects. , 2010, , . | | 2 |
| 76 | On efficient message passing in energy harvesting based distributed system. , 2017, , . | | 2 |
| 77 | Lookup table allocation for approximate computing with memory under quality constraints. , 2018, , . | | 2 |
| 78 | Energy-Efficient Design Techniques. , 2014, , 99-136. | | 2 |
| 79 | Hardware/software co-testing of embedded memories in complex SOCs. , 0, , . | | 1 |
| 80 | Delay fault testing of core-based systems-on-a-chip. , 0, , . | | 1 |
| 81 | Wrapper design for testing IP cores with multiple clock domains. , 0, , . | | 1 |
| 82 | Is It Cost-Effective to Achieve Very High Fault Coverage for Testing Homogeneous SoCs with Core-Level Redundancy?. , 2008, , . | | 1 |
| 83 | Optimization for timing-speculated circuits by redundancy addition and removal. , 2013, , . | | 1 |
| 84 | Guest Editors' Introduction: Approximate Computing. IEEE Design and Test, 2016, 33, 6-7. | 1.2 | 1 |
| 85 | Register-transfer level functional scan for hierarchical designs. , 0, , . | | 0 |
| 86 | Retention-Aware Test Scheduling for BISTed Embedded SRAMs. , 0, , . | | 0 |
| 87 | A debug probe for concurrently debugging multiple embedded cores and inter-core transactions in NoC-based systems. , 2008, , . | | 0 |
| 88 | On capture power-aware test data compression for scan-based testing. , 2008, , . | | 0 |
| 89 | A generic framework for scan capture power reduction in fixed-length symbol-based test compression environment. , 2009, , . | | 0 |
| 90 | Test Pattern Selection for Potentially Harmful Open Defects in Power Distribution Networks. , 2009, , . | | 0 |

| # | ARTICLE | IF | CITATIONS |
|----|---|----|-----------|
| 91 | On High-Quality Test Pattern Selection and Manipulation. , 2011, , . | | 0 |
| 92 | On Timing Yield Improvement for FPGA Designs Using Architectural Symmetry. , 2011, , . | | 0 |
| 93 | Compression-aware capture power reduction for at-speed testing. , 2011, , . | | 0 |
| 94 | Clock skew scheduling for timing speculation. , 2012, , . | | 0 |
| 95 | On the simulation of NBTI-Induced performance degradation considering arbitrary temperature and voltage variations. , 2014, , . | | 0 |
| 96 | Vulnerability analysis for crypto devices against probing attack. , 2015, , . | | 0 |