

Jun Lin

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/11192060/publications.pdf>

Version: 2024-02-01

127
papers

1,393
citations

471509

17
h-index

477307

29
g-index

127
all docs

127
docs citations

127
times ranked

1108
citing authors

#	ARTICLE	IF	CITATIONS
1	Efficient Hardware Architectures for Deep Convolutional Neural Network. IEEE Transactions on Circuits and Systems I: Regular Papers, 2018, 65, 1941-1953.	5.4	106
2	A High-Speed and Low-Complexity Architecture for Softmax Function in Deep Learning. , 2018, , .		74
3	Accelerating Recurrent Neural Networks: A Memory-Efficient Approach. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 2763-2775.	3.1	68
4	Efficient Decoder Design for Nonbinary Quasicyclic LDPC Codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 2010, 57, 1071-1082.	5.4	61
5	An Energy-Efficient Architecture for Binary Weight Convolutional Neural Networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26, 280-293.	3.1	54
6	An Efficient List Decoder Architecture for Polar Codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23, 2508-2518.	3.1	51
7	Flexible LDPC Decoder Design for Multigigabit-per-Second Applications. IEEE Transactions on Circuits and Systems I: Regular Papers, 2010, 57, 116-124.	5.4	43
8	E-LSTM: An Efficient Hardware Architecture for Long Short-Term Memory. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2019, 9, 280-291.	3.6	41
9	TIE. , 2019, , .		38
10	Hardware Accelerator for Multi-Head Attention and Position-Wise Feed-Forward in the Transformer. , 2020, , .		35
11	An Efficient VLSI Architecture for Nonbinary LDPC Decoders. IEEE Transactions on Circuits and Systems II: Express Briefs, 2010, 57, 51-55.	3.0	33
12	Low Complexity Message Passing Detection Algorithm for Large-Scale MIMO Systems. IEEE Wireless Communications Letters, 2018, 7, 708-711.	5.0	32
13	An Improved Gauss-Seidel Algorithm and Its Efficient Architecture for Massive MIMO Systems. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65, 1194-1198.	3.0	30
14	Evaluations on Deep Neural Networks Training Using Posit Number System. IEEE Transactions on Computers, 2021, 70, 174-187.	3.4	30
15	Efficient Precision-Adjustable Architecture for Softmax Function in Deep Learning. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 3382-3386.	3.0	29
16	An Efficient and Flexible Accelerator Design for Sparse Convolutional Neural Networks. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 2936-2949.	5.4	27
17	A High Throughput List Decoder Architecture for Polar Codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, , 1-14.	3.1	24
18	A reduced latency list decoding algorithm for polar codes. , 2014, , .		23

#	ARTICLE	IF	CITATIONS
19	Efficient list decoder architecture for polar codes. , 2014, , .		23
20	A Multimode Area-Efficient SCL Polar Decoder. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 3499-3512.	3.1	23
21	Efficient convolution architectures for convolutional neural network. , 2016, , .		22
22	A Low-latency Sparse-Winograd Accelerator for Convolutional Neural Networks. , 2019, , .		20
23	Efficient Shuffled Decoder Architecture for Nonbinary Quasi-Cyclic LDPC Codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2013, 21, 1756-1761.	3.1	18
24	An Improved Gradient Descent Bit-Flipping Decoder for LDPC Codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 3188-3200.	5.4	18
25	A Precision-Scalable Energy-Efficient Convolutional Neural Network Accelerator. IEEE Transactions on Circuits and Systems I: Regular Papers, 2020, 67, 3484-3497.	5.4	18
26	Reduced complexity belief propagation decoders for polar codes. , 2015, , .		17
27	Design of High-Performance and Area-Efficient Decoder for 5G LDPC Codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 879-891.	5.4	17
28	A 124-Gb/s Decoder for Generalized Integrated Interleaved Codes. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 3174-3187.	5.4	16
29	DynExit: A Dynamic Early-Exit Strategy for Deep Residual Networks. , 2019, , .		15
30	An Efficient Fully Parallel Decoder Architecture for Nonbinary LDPC Codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22, 2649-2660.	3.1	14
31	Improved Fast-SSC-Flip Decoding of Polar Codes. IEEE Communications Letters, 2019, 23, 950-953.	4.1	12
32	Efficient Soft Cancellation Decoder Architectures for Polar Codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 87-99.	3.1	11
33	An Efficient Convolution Core Architecture for Privacy-Preserving Deep Learning. , 2018, , .		11
34	Analysis and Design of a Large Dither Injection Circuit for Improving Linearity in Pipelined ADCs. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2019, 27, 2008-2020.	3.1	11
35	Training Deep Neural Networks Using Posit Number System. , 2019, , .		11
36	FPAP: A Folded Architecture for Energy-Quality Scalable Convolutional Neural Networks. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66, 288-301.	5.4	10

#	ARTICLE	IF	CITATIONS
37	USCA: A Unified Systolic Convolution Array Architecture for Accelerating Sparse Neural Network. , 2019, , .		10
38	Fast-ABC: A Fast Architecture for Bottleneck-Like Based Convolutional Neural Networks. , 2019, , .		10
39	Fine-Grained Bit-Flipping Decoding for LDPC Codes. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 896-900.	3.0	10
40	Linearized Polynomial Interpolation and Its Applications. IEEE Transactions on Signal Processing, 2013, 61, 206-217.	5.3	9
41	Hardware Implementation of Improved Fast-SSC-Flip Decoder for Polar Codes. , 2019, , .		9
42	Optimized Trellis-Based Min-Max Decoder for NB-LDPC Codes. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 57-61.	3.0	9
43	Information Storage Bit-Flipping Decoder for LDPC Codes. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28, 2464-2468.	3.1	9
44	A 21.66 Gbps Nonbinary LDPC Decoder for High-Speed Communications. IEEE Transactions on Circuits and Systems II: Express Briefs, 2018, 65, 226-230.	3.0	8
45	Hardware-Oriented Compression of Long Short-Term Memory for Efficient Inference. IEEE Signal Processing Letters, 2018, 25, 984-988.	3.6	8
46	Parameter-Free ℓ_p -Box Decoding of LDPC Codes. IEEE Communications Letters, 2018, 22, 1318-1321.	4.1	8
47	An ultra-long FFT architecture implemented in a reconfigurable application specified processor. IEICE Electronics Express, 2016, 13, 20160504-20160504.	0.8	7
48	Methodology for Efficient Reconfigurable Architecture of Generative Neural Network. , 2019, , .		7
49	Modified GII-BCH Codes for Low-Complexity and Low-Latency Encoders. IEEE Communications Letters, 2019, 23, 785-788.	4.1	7
50	Ultra-Fast Modular Multiplication Implementation for Isogeny-Based Post-Quantum Cryptography. , 2019, , .		7
51	Fast Modular Multipliers for Supersingular Isogeny-Based Post-Quantum Cryptography. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021, 29, 359-371.	3.1	7
52	LDPC decoder design for high rate wireless personal area networks. IEEE Transactions on Consumer Electronics, 2009, 55, 455-460.	3.6	6
53	Reduced-Complexity Decoders of Long Reed-Solomon Codes Based on Composite Cyclotomic Fourier Transforms. IEEE Transactions on Signal Processing, 2012, 60, 3920-3925.	5.3	6
54	Intra-layer nonuniform quantization of convolutional neural network. , 2016, , .		6

#	ARTICLE	IF	CITATIONS
55	Energy efficient SVM classifier using approximate computing. , 2017, , .		6
56	Approximate Comparator: Design and Analysis. , 2018, , .		6
57	A High-Speed Successive-Cancellation Decoder for Polar Codes Using Approximate Computing. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66, 227-231.	3.0	6
58	Efficient T-EMS Based Decoding Algorithms for High-Order LDPC Codes. IEEE Access, 2019, 7, 50980-50992.	4.2	6
59	Efficient approximate layered LDPC decoder. , 2017, , .		5
60	Optimized sorting network for successive cancellation list decoding of polar codes. IEICE Electronics Express, 2017, 14, 20170735-20170735.	0.8	5
61	A Low-Complexity Decoder for Turbo Product Codes Based on Extended Hamming Codes. , 2018, , .		5
62	Approximate Belief Propagation Decoder for Polar Codes. , 2018, , .		5
63	A New Fast-SSC-Flip Decoding of Polar Codes. , 2019, , .		5
64	A Hardware-Oriented and Memory-Efficient Method for CTC Decoding. IEEE Access, 2019, 7, 120681-120694.	4.2	5
65	Low-Latency Hardware Accelerator for Improved Engle-Granger Cointegration in Pairs Trading. IEEE Transactions on Circuits and Systems I: Regular Papers, 2021, 68, 2911-2924.	5.4	5
66	A high throughput belief propagation decoder architecture for polar codes. , 2016, , .		4
67	Low-complexity detection algorithms based on matrix partition for massive MIMO. , 2017, , .		4
68	A Stage-Combined Belief Propagation Decoder for Polar Codes. Journal of Signal Processing Systems, 2018, 90, 687-694.	2.1	4
69	Fast and Low-Complexity Decoding Algorithm and Architecture for Quadruple-Error-Correcting RS codes. , 2018, , .		4
70	Background Calibration of Comparator Offsets in SHA-Less Pipelined ADCs. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66, 357-361.	3.0	4
71	A New Probabilistic Gradient Descent Bit Flipping Decoder for LDPC Codes. , 2019, , .		4
72	Multi-Layer Generalized Integrated Interleaved Codes. IEEE Communications Letters, 2020, 24, 1880-1884.	4.1	4

#	ARTICLE	IF	CITATIONS
73	Efficient Software Implementation of the SIKE Protocol Using a New Data Representation. IEEE Transactions on Computers, 2022, 71, 670-683.	3.4	4
74	Counter Random Gradient Descent Bit-Flipping Decoder for LDPC Codes. , 2021, , .		4
75	LBFP: Logarithmic Block Floating Point Arithmetic for Deep Neural Networks. , 2020, , .		4
76	Reduced complexity message passing detection algorithm in large-scale MIMO systems. , 2017, , .		3
77	A Low-Complexity Massive MIMO Detection Algorithm Based on Matrix Partition. , 2018, , .		3
78	A Novel Low-Complexity Joint Coding and Decoding Algorithm for NB-LDPC Codes. , 2019, , .		3
79	A 100 Gbps Turbo Product Code Decoder for Optical Communications. , 2019, , .		3
80	A Low-Complexity Error-and-Erasure Decoding Algorithm for t=2 RS Codes. , 2019, , .		3
81	A Novel Iterative Reliability-Based Majority-Logic Decoder for NB-LDPC Codes. IEEE Transactions on Circuits and Systems II: Express Briefs, 2020, 67, 1399-1403.	3.0	3
82	Hardware Accelerator for Engle-Granger Cointegration in Pairs Trading. , 2020, , .		3
83	A Computation-Efficient Solution for Acceleration of Generative Adversarial Network. , 2020, , .		3
84	PipeBSW: A Two-Stage Pipeline Structure for Banded Smith-Waterman Algorithm on FPGA. , 2021, , .		3
85	An FPGA-Based Reconfigurable Accelerator for Low-Bit DNN Training. , 2021, , .		3
86	A Configurable FPGA Accelerator of Bi-LSTM Inference with Structured Sparsity. , 2020, , .		3
87	A hybrid partial sum computation unit architecture for list decoders of polar codes. , 2015, , .		2
88	Design and implementation of high performance matrix inversion based on reconfigurable processor. IEICE Electronics Express, 2016, 13, 20160579-20160579.	0.8	2
89	A reduced complexity decoding algorithm for NB-LDPC codes. , 2017, , .		2
90	Comparison between Generalized Integrated Interleaved Codes and Generalized Error Location Codes. , 2018, , .		2

#	ARTICLE	IF	CITATIONS
91	An Efficient NB-LDPC Decoding Algorithm for Next-Generation Memories. , 2018, , .		2
92	FPAP: A Folded Architecture for Efficient Computing of Convolutional Neural Networks. , 2018, , .		2
93	An Efficient Post-Processor for Lowering the Error Floor of LDPC Codes. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66, 397-401.	3.0	2
94	A Low-Complexity RS Decoder for Triple-Error-Correcting RS Codes. , 2019, , .		2
95	LSTM-Based Quantitative Trading Using Dynamic K-Top and Kelly Criterion. , 2020, , .		2
96	An Improved Reliability-Based Decoding Algorithm for NB-LDPC Codes. IEEE Communications Letters, 2021, 25, 1153-1157.	4.1	2
97	An Efficient Hardware Architecture for Lossless Data Compression in Data Center. , 2016, , .		1
98	An efficient post processing scheme to lower the error floor of LDPC decoders. , 2017, , .		1
99	Efficient Reconfigurable Hardware Core for Convolutional Neural Networks. , 2018, , .		1
100	A Novel Hardware Architecture to Accelerate Burrows-Wheeler Transform. , 2018, , .		1
101	A New Soft-input Hard-output decoding algorithm for Turbo Product Codes. , 2018, , .		1
102	Improved Soft-Assisted Iterative Bounded Distance Decoding for Product Codes. , 2019, , .		1
103	A Low-Latency and Low-Complexity Hardware Architecture for CTC Beam Search Decoding. , 2019, , .		1
104	Hybrid Preconditioned CG Detection with Sequential Update for Massive MIMO Systems. , 2019, , .		1
105	Exploring Quantization in Few-Shot Learning. , 2020, , .		1
106	A Serial Maximum-likelihood Detection Algorithm for Massive MIMO Systems. , 2020, , .		1
107	A Proximal Iteratively Reweighted Approach for Efficient Network Sparsification. IEEE Transactions on Computers, 2022, 71, 185-196.	3.4	1
108	Efficient FPGA design for Convolutions in CNN based on FFT-pruning. , 2020, , .		1

#	ARTICLE	IF	CITATIONS
109	Modified shuffled schedule for nonbinary low-density parity-check codes. , 2012, , .		0
110	Efficient Error Control Decoder Architectures for Noncoherent Random Linear Network Coding. Journal of Signal Processing Systems, 2014, 76, 195-209.	2.1	0
111	Efficient approximate ML decoding units for polar list decoders. , 2015, , .		0
112	Error performance analysis of the symbol-decision SC polar decoder. , 2016, , .		0
113	Reduced complexity list polar decoder with an improved path pruning scheme. , 2017, , .		0
114	An access pattern based adaptive mapping function for GPGPU scratchpad memory. IEICE Electronics Express, 2017, 14, 20170373-20170373.	0.8	0
115	Analysis of the Dual-Threshold-Based Shrinking Scheme for Efficient NB-LDPC Decoding. , 2018, , .		0
116	Bandwidth Efficient Architectures for Convolutional Neural Network. , 2018, , .		0
117	A Novel Compiler for Regular Expression Matching Engine Construction. , 2018, , .		0
118	Increasing the Accuracy of Approximate Adders with Very Low Extra Complexity. , 2018, , .		0
119	Eadnet: Efficient Architecture for Decomposed Convolutional Neural Networks. , 2018, , .		0
120	An Optimized Architecture For Decomposed Convolutional Neural Networks. , 2018, , .		0
121	A New Clock Phase Calibration Method in High-Speed and High-Resolution DACs. IEEE Transactions on Circuits and Systems II: Express Briefs, 2019, 66, 332-336.	3.0	0
122	Redundancy-Aided Iterative Reliability-Based Majority-Logic Decoding for NB-LDPC Codes. , 2019, , .		0
123	A Decomposition Mapping based Quantized Belief Propagation Decoding for 5G LDPC Codes. , 2019, , .		0
124	An Enhanced Offset Min-Sum decoder for 5G LDPC Codes. , 2019, , .		0
125	EAGLE: Exploiting Essential Address in Both Weight and Activation to Accelerate CNN Computing. , 2019, , .		0
126	Automatic Generation of Dynamic Inference Architecture for Deep Neural Networks. , 2021, , .		0

#	ARTICLE	IF	CITATIONS
127	Reducing Search Complexity of Dynamic SC-Flip Decoding for Polar Codes. , 2021, , .		0