

Anand Raghunathan

List of Publications by Year in descending order

Source: <https://exaly.com/author-pdf/10033909/publications.pdf>

Version: 2024-02-01

227
papers

9,265
citations

147726

31
h-index

123376

61
g-index

230
all docs

230
docs citations

230
times ranked

4925
citing authors

#	ARTICLE	IF	CITATIONS
1	Low-Power Digital Signal Processing Using Approximate Adders. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013, 32, 124-137.	1.9	606
2	Analysis and characterization of inherent application resilience for approximate computing. , 2013, , .		393
3	Security in embedded systems. Transactions on Embedded Computing Systems, 2004, 3, 461-491.	2.1	374
4	IMPACT: IMPrecise adders for low-power approximate computing. , 2011, , .		291
5	SALSA. , 2012, , .		274
6	Computing in Memory With Spin-Transfer Torque Magnetic RAM. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018, 26, 470-483.	2.1	235
7	AxNN. , 2014, , .		203
8	Quality programmable vector processors for approximate computing. , 2013, , .		200
9	Approximate computing and the quest for computing efficiency. , 2015, , .		191
10	Security as a new dimension in embedded system design. , 2004, , .		190
11	High-Level Power Analysis and Optimization. , 1998, , .		178
12	MACACO: Modeling and analysis of circuits for approximate computing. , 2011, , .		175
13	MedMon: Securing Medical Devices Through Wireless Monitoring and Anomaly Detection. IEEE Transactions on Biomedical Circuits and Systems, 2013, 7, 871-881.	2.7	174
14	Design of voltage-scalable meta-functions for approximate computing. , 2011, , .		159
15	Analyzing the energy consumption of security protocols. , 2003, , .		157
16	Battery life estimation of mobile embedded systems. , 2001, , .		153
17	Spin-Transfer Torque Devices for Logic and Memory: Prospects and Perspectives. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2016, 35, 1-22.	1.9	153
18	Spin-Transfer Torque Memories: Devices, Circuits, and Systems. Proceedings of the IEEE, 2016, 104, 1449-1488.	16.4	144

#	ARTICLE	IF	CITATIONS
19	Scalable effort hardware design. , 2010, , .		143
20	Systematic Poisoning Attacks on and Defenses for Machine Learning in Healthcare. IEEE Journal of Biomedical and Health Informatics, 2015, 19, 1893-1905.	3.9	140
21	Tarazu. , 2012, , .		133
22	TapeCache. , 2012, , .		125
23	ScaleDeep. , 2017, , .		122
24	Substitute-and-Simplify: A Unified Design Paradigm for Approximate and Quality Configurable Circuits. , 2013, , .		110
25	Wearable Medical Sensor-Based System Design: A Survey. IEEE Transactions on Multi-Scale Computing Systems, 2017, 3, 124-138.	2.5	104
26	Best-effort computing. , 2010, , .		95
27	Trustworthiness of Medical Devices and Body Area Networks. Proceedings of the IEEE, 2014, 102, 1174-1188.	16.4	95
28	Systematic Software-Based Self-Test for Pipelined Processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008, 16, 1441-1453.	2.1	79
29	Energy-Efficient Long-term Continuous Personal Health Monitoring. IEEE Transactions on Multi-Scale Computing Systems, 2015, 1, 85-98.	2.5	78
30	Design and Management of Battery-Supercapacitor Hybrid Electrical Energy Storage Systems for Regulation Services. IEEE Transactions on Multi-Scale Computing Systems, 2017, 3, 12-24.	2.5	78
31	Future cache design using STT MRAMs for improved energy efficiency. , 2012, , .		75
32	Scalable Effort Hardware Design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014, 22, 2004-2016.	2.1	74
33	Hardware-Assisted Run-Time Monitoring for Secure Program Execution on Embedded Processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006, 14, 1295-1308.	2.1	66
34	Tarazu. Computer Architecture News, 2012, 40, 61-74.	2.5	66
35	Power analysis of embedded operating systems. , 2000, , .		65
36	SPINDLE. , 2014, , .		65

#	ARTICLE	IF	CITATIONS
37	Securing wireless data. , 2002, , .		64
38	DWM-TAPESTRI - An Energy Efficient All-Spin Cache Using Domain Wall Shift Based Writes. , 2013, , .		63
39	Synthesis of custom processors based on extensible platforms. IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, 2002, , .	0.0	60
40	Approximate storage for energy efficient spintronic memories. , 2015, , .		60
41	Secure Virtual Machine Execution under an Untrusted Management OS. , 2010, , .		58
42	Hijacking an insulin pump: Security attacks and defenses for a diabetes therapy system. , 2011, , .		58
43	Scalable-effort classifiers for energy-efficient machine learning. , 2015, , .		58
44	Energy-Efficient Neural Computing with Approximate Multipliers. ACM Journal on Emerging Technologies in Computing Systems, 2018, 14, 1-23.	1.8	57
45	Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges. Proceedings of the IEEE, 2020, 108, 2276-2310.	16.4	55
46	RxNN: A Framework for Evaluating Deep Neural Networks on Resistive Crossbars. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 40, 326-338.	1.9	54
47	Power analysis of system-level on-chip communication architectures. , 2004, , .		51
48	Dynamic effort scaling. , 2011, , .		50
49	Approximate computing: An integrated hardware approach. , 2013, , .		50
50	STT-SNN: A Spin-Transfer-Torque Based Soft-Limiting Non-Linear Neuron for Low-Power Artificial Neural Networks. IEEE Nanotechnology Magazine, 2015, 14, 1013-1023.	1.1	50
51	CABA: Continuous Authentication Based on BioAura. IEEE Transactions on Computers, 2017, 66, 759-772.	2.4	48
52	SECA. , 2005, , .		48
53	Best-effort parallel execution framework for Recognition and mining applications. , 2009, , .		46
54	A Trusted Virtual Machine in an Untrusted Management Environment. IEEE Transactions on Services Computing, 2012, 5, 472-483.	3.2	45

#	ARTICLE	IF	CITATIONS
55	The LOTTERYBUS on-chip communication architecture. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006, 14, 596-608.	2.1	42
56	CxDNN. Transactions on Embedded Computing Systems, 2019, 18, 1-23.	2.1	40
57	Cosimulation-based power estimation for system-on-chip design. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002, 10, 253-266.	2.1	37
58	System design methodologies for a wireless security processing platform. Proceedings - Design Automation Conference, 2002, , .	0.0	36
59	Approximate Computing: An Energy-Efficient Computing Technique for Error Resilient Applications. , 2015, , .		36
60	Approximate Computing for Long Short Term Memory (LSTM) Neural Networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2018, 37, 2266-2276.	1.9	36
61	A framework for efficient and scalable execution of domain-specific templates on GPUs. , 2009, , .		35
62	STAG. Computer Architecture News, 2014, 42, 253-264.	2.5	35
63	Vibration-based secure side channel for medical devices. , 2015, , .		35
64	ROBESim: A retrofit-oriented building energy simulator based on EnergyPlus. Energy and Buildings, 2013, 66, 88-103.	3.1	33
65	Improving the Trustworthiness of Medical Device Software with Formal Verification Methods. IEEE Embedded Systems Letters, 2013, 5, 50-53.	1.3	33
66	Systematic software-based self-test for pipelined processors. , 2006, , .		32
67	Analysis and design of a hardware/software trusted platform module for embedded systems. Transactions on Embedded Computing Systems, 2008, 8, 1-31.	2.1	32
68	Approximate computing for spiking neural networks. , 2017, , .		32
69	Energy Efficient Neural Computing: A Study of Cross-Layer Approximations. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2018, 8, 796-809.	2.7	32
70	Invited - Cross-layer approximations for neuromorphic computing: from devices to circuits and systems. , 2016, , .		30
71	Physiological Information Leakage: A New Frontier in Health Information Security. IEEE Transactions on Emerging Topics in Computing, 2016, 4, 321-334.	3.2	30
72	Power management in high-level synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1999, 7, 7-15.	2.1	29

#	ARTICLE	IF	CITATIONS
73	High-level macro-modeling and estimation techniques for switching activity and power consumption. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003, 11, 538-557.	2.1	28
74	A Scalable Synthesis Methodology for Application-Specific Processors. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006, 14, 1175-1188.	2.1	28
75	Generation of Heterogeneous Distributed Architectures for Memory-Intensive Applications Through High-Level Synthesis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007, 15, 1191-1204.	2.1	27
76	StoRM. , 2014, , .		27
77	STAxCache: An approximate, energy efficient STT-MRAM cache. , 2017, , .		27
78	Relax-and-reetime. , 2013, , .		26
79	Cache Design with Domain Wall Memory. IEEE Transactions on Computers, 2016, 65, 1010-1024.	2.4	26
80	Incorporating speculative execution into scheduling of control-flow intensive behavioral descriptions. , 1998, , .		25
81	Behavioral synthesis of fault secure controller/datapaths based on aliasing probability analysis. IEEE Transactions on Computers, 2000, 49, 865-885.	2.4	25
82	Computing Approximately, and Efficiently. , 2015, , .		25
83	Energy-optimizing source code transformations for operating system-driven embedded software. Transactions on Embedded Computing Systems, 2007, 7, 1-26.	2.1	24
84	Emerging Frontiers in Embedded Security. , 2013, , .		24
85	SPINTASTIC: Spin-Based Stochastic Logic for Energy-Efficient Computing. , 2015, , .		23
86	ScaleDeep. Computer Architecture News, 2017, 45, 13-26.	2.5	23
87	Efficient fingerprint-based user authentication for embedded systems. , 2005, , .		22
88	A Synthesis Methodology for Hybrid Custom Instruction and Coprocessor Generation for Extensible Processors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26, 2035-2045.	1.9	22
89	Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008, 16, 1413-1426.	2.1	22
90	ASLAN: Synthesis of approximate sequential circuits. , 2014, , .		22

#	ARTICLE	IF	CITATIONS
91	Approximate memory compression for energy-efficiency. , 2017, , .		21
92	TxSim: Modeling Training of Deep Neural Networks on Resistive Crossbar Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2021, 29, 730-738.	2.1	21
93	Automated energy/performance macromodeling of embedded software. , 2004, , .		20
94	Multi-level magnetic RAM using domain wall shift for energy-efficient, high-density caches. , 2013, , .		20
95	Integrated Systems in the More-Than-Moore Era: Designing Low-Cost Energy-Efficient Systems Using Heterogeneous Components. IEEE Design and Test, 2016, 33, 56-65.	1.1	20
96	Energy-Efficient Reduce-and-Rank Using Input-Adaptive Approximations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 462-475.	2.1	20
97	X-MANN. , 2019, , .		20
98	TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28, 1567-1577.	2.1	20
99	Glitch analysis and reduction in register transfer level power optimization. , 1996, , .		19
100	Verification of RTL generated from scheduled behavior in a high-level synthesis flow. , 1998, , .		19
101	Architectural support for safe software execution on embedded processors. , 2006, , .		19
102	Considering process variations during system-level power analysis. , 2006, , .		19
103	Variation-Tolerant Dynamic Power Management at the System-Level. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009, 17, 1220-1232.	2.1	19
104	Best-effort semantic document search on GPUs. , 2010, , .		19
105	MDR. , 2011, , .		19
106	Quality Configurable Reduce-and-Rank for Energy Efficient Approximate Computing. , 2015, , .		19
107	Designing approximate circuits using clock overgating. , 2016, , .		19
108	Efficient embedded learning for IoT devices. , 2016, , .		19

#	ARTICLE	IF	CITATIONS
109	A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era. , 2017, , .		19
110	AxBA. , 2018, , .		19
111	SparCE: Sparsity Aware General-Purpose Core Extensions to Accelerate Deep Neural Networks. IEEE Transactions on Computers, 2019, 68, 912-925.	2.4	19
112	CLIP: Circuit Level IC Protection Through Direct Injection of Process Variations. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012, 20, 791-803.	2.1	18
113	Energy-efficient and Secure Sensor Data Transmission Using Encompression. , 2013, , .		18
114	High performance model based image reconstruction. , 2016, , .		18
115	ASLAN: Synthesis of approximate sequential circuits. , 2014, , .		18
116	Exploiting the forgiving nature of applications for scalable parallel execution. , 2010, , .		17
117	On Modeling and Evaluation of Logic Circuits under Timing Variations. , 2012, , .		17
118	Towards trustworthy medical devices and body area networks. , 2013, , .		17
119	Joint Work and Voltage/Frequency Scaling for Quality-Optimized Dynamic Thermal Management. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, 23, 1017-1030.	2.1	17
120	Exploring Spin-Transfer-Torque Devices for Logic Applications. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2015, 34, 1441-1454.	1.9	17
121	Gradual Channel Pruning While Training Using Feature Relevance Scores for Convolutional Neural Networks. IEEE Access, 2020, 8, 171924-171932.	2.6	17
122	Power management techniques for control-flow intensive designs. , 1997, , .		16
123	Energy and Execution Time Analysis of a Software-based Trusted Platform Module. , 2007, , .		16
124	Hybrid Simulation for Energy Estimation of Embedded Software. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26, 1843-1854.	1.9	16
125	Architectural Support for Run-Time Validation of Program Data Properties. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007, 15, 546-559.	2.1	16
126	AXSERBUS: A quality-configurable approximate serial bus for energy-efficient sensing. , 2017, , .		16

#	ARTICLE	IF	CITATIONS
127	A Programmable Event-driven Architecture for Evaluating Spiking Neural Networks. , 2017, , .		16
128	Non-Volatile Memory utilizing Reconfigurable Ferroelectric Transistors to enable Differential Read and Energy-Efficient In-Memory Computation. , 2019, , .		16
129	Logic Synthesis of Approximate Circuits. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 2503-2515.	1.9	16
130	Multiplier-less Artificial Neurons Exploiting Error Resiliency for Energy-Efficient Neural Computing. , 2016, , .		16
131	Automated Energy/Performance Macromodeling of Embedded Software. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007, 26, 542-552.	1.9	15
132	Aiding Side-Channel Attacks on Cryptographic Software With Satisfiability-Based Analysis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007, 15, 465-470.	2.1	15
133	Manna. , 2019, , .		15
134	Dynamic Spike Bundling for Energy-Efficient Spiking Neural Networks. , 2019, , .		15
135	Pruning Filters while Training for Efficiently Optimizing Deep Learning Networks. , 2020, , .		15
136	Dynamic Binary Instrumentation-Based Framework for Malware Defense. Lecture Notes in Computer Science, 2008, , 64-87.	1.0	15
137	An evaluation of energy-saving technologies for residential purposes. , 2010, , .		14
138	Design and management of hybrid electrical energy storage systems for regulation services. , 2014, , .		13
139	Asymmetric Underlapped Sub-10-nm n-FinFETs for High-Speed and Low-Leakage 6T SRAMs. IEEE Transactions on Electron Devices, 2016, 63, 1034-1040.	1.6	13
140	Model-based Iterative CT Image Reconstruction on GPUs. , 2017, , .		13
141	Automatic Power Modeling of Infrastructure IP for System-on-Chip Power Analysis. , 2007, , .		12
142	Energy efficient many-core processor for recognition and mining using spin-based memory. , 2011, , .		12
143	Computing-in-memory with spintronics. , 2018, , .		12
144	STAG: Spintronic-Tape Architecture for GPGPU cache hierarchies. , 2014, , .		11

#	ARTICLE	IF	CITATIONS
145	Approximate Memory Compression. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28, 980-991.	2.1	11
146	A defense framework against malware and vulnerability exploits. International Journal of Information Security, 2014, 13, 439-452.	2.3	10
147	Embedding Read-Only Memory in Spin-Transfer Torque MRAM-Based On-Chip Caches. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 992-1002.	2.1	10
148	Model-based Iterative CT Image Reconstruction on GPUs. ACM SIGPLAN Notices, 2017, 52, 207-220.	0.2	10
149	SYNCVIBE: Fast and Secure Device Pairing through Physical Vibration on Commodity Smartphones. , 2018, , .		10
150	Automatic generation of software pipelines for heterogeneous parallel systems. , 2012, , .		9
151	Managing the Quality vs. Efficiency Trade-off Using Dynamic Effort Scaling. Transactions on Embedded Computing Systems, 2013, 12, 1-23.	2.1	9
152	DISASTER: Dedicated Intelligent Security Attacks on Sensor-Triggered Emergency Responses. IEEE Transactions on Multi-Scale Computing Systems, 2017, 3, 255-268.	2.5	9
153	Hierarchical test generation and design for testability of ASPPs and ASIPs. , 1997, , .		8
154	Design of Communication Architectures for High-Performance and Energy-Efficient Systems-on-Chips. , 2005, , 187-222.		8
155	Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective. IEEE Transactions on Magnetics, 2014, 50, 1-11.	1.2	8
156	Domain-Specific Many-core Computing using Spin-based Memory. IEEE Nanotechnology Magazine, 2014, 13, 881-894.	1.1	8
157	DyReCTape: A Dynamically Reconfigurable Cache using Domain Wall Memory Tapes. , 2015, , .		8
158	Pack and Detect. , 2019, , .		8
159	Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007, 15, 296-308.	2.1	7
160	Configuration and Extension of Embedded Processors to Optimize IPSec Protocol Execution. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007, 15, 605-609.	2.1	7
161	VESPA: Variability emulation for System-on-Chip performance analysis. , 2011, , .		7
162	Energy-efficient recognition and mining processor using scalable effort design. , 2013, , .		7

#	ARTICLE	IF	CITATIONS
163	Asymmetric Underlapped FinFET Based Robust SRAM Design at 7nm Node. , 2015, , .		7
164	Valley-Coupled-Spintronic Non-Volatile Memories With Compute-In-Memory Support. IEEE Nanotechnology Magazine, 2020, 19, 635-647.	1.1	7
165	High-level synthesis of distributed logic-memory architectures. IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, 2002, , .	0.0	6
166	Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC. , 2006, , .		6
167	Variation-Aware System-Level Power Analysis. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010, 18, 1173-1184.	2.1	6
168	Recovery-based design for variation-tolerant SoCs. , 2012, , .		6
169	Variation-Aware Voltage Level Selection. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2012, 20, 925-936.	2.1	6
170	Yield, Area, and Energy Optimization in STT-MRAMs Using Failure-Aware ECC. ACM Journal on Emerging Technologies in Computing Systems, 2017, 13, 1-20.	1.8	6
171	Cache Memory Design With Magnetic Skyrmions in a Long Nanotrack. IEEE Transactions on Magnetics, 2019, 55, 1-9.	1.2	6
172	PIM-DRAM: Accelerating Machine Learning Workloads Using Processing in Commodity DRAM. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2021, 11, 701-710.	2.7	6
173	Guest Editors' Introduction: Security and Trust in Embedded-Systems Design. IEEE Design and Test of Computers, 2007, 24, 518-520.	1.4	5
174	PIC: Partitioned Iterative Convergence for Clusters. , 2012, , .		5
175	Reliability and security of implantable and wearable medical devices. , 2015, , 167-199.		5
176	Energy-Efficient All-Spin Cache Hierarchy Using Shift-Based Writes and Multilevel Storage. ACM Journal on Emerging Technologies in Computing Systems, 2015, 12, 1-27.	1.8	5
177	Energy-Efficient Object Detection Using Semantic Decomposition. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 2673-2677.	2.1	5
178	Ternary Compute-Enabled Memory using Ferroelectric Transistors for Accelerating Deep Neural Networks. , 2020, , .		5
179	Design for Testability Techniques at the Behavioral and Register-Transfer Levels. Journal of Electronic Testing: Theory and Applications (JETTA), 1998, 13, 79-91.	0.9	4
180	Secure reconfiguration of software-defined radio. Transactions on Embedded Computing Systems, 2012, 11, 1-22.	2.1	4

#	ARTICLE	IF	CITATIONS
181	Adaptation of video encoding to address dynamic thermal management effects. , 2012, , .		4
182	A Quality-Configurable Approximate Serial Bus for Energy-Efficient Sensory Data Transfer. IEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2018, 8, 379-390.	2.7	4
183	Data Subsetting: A Data-Centric Approach to Approximate Computing. , 2019, , .		4
184	Communication-efficient View-Pooling for Distributed Multi-View Neural Networks. , 2020, , .		4
185	Sparsity Turns Adversarial: Energy and Latency Attacks on Deep Neural Networks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, 39, 4129-4141.	1.9	4
186	Emerging Neural Workloads and Their Impact on Hardware. , 2020, , .		4
187	Value Similarity Extensions for Approximate Computing in General-Purpose Processors. , 2021, , .		4
188	Approximation through Logic Isolation for the Design of Quality Configurable Circuits. , 2016, , .		4
189	Accelerating System-on-Chip Power Analysis Using Hybrid Power Estimation. Proceedings - Design Automation Conference, 2007, , .	0.0	4
190	Transforming control-flow intensive designs to facilitate power management. , 1998, , .		3
191	Localized Heating for Building Energy Efficiency. , 2013, , .		3
192	Variation Aware Cache Partitioning for Multithreaded Programs. , 2014, , .		3
193	Variation tolerant design of a vector processor for recognition, mining and synthesis. , 2014, , .		3
194	Approximate Error Detection With Stochastic Checkers. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017, 25, 2258-2270.	2.1	3
195	A Framework for Extensible Processor Based MPSoC Design. , 2007, , 65-95.		3
196	Automatic Synthesis Techniques for Approximate Circuits. , 2019, , 123-140.		2
197	Design Tools for Resistive Crossbar based Machine Learning Accelerators. , 2021, , .		2
198	D <sc>y</sc> VED <sc>eep</sc>. Transactions on Embedded Computing Systems, 2020, 19, 1-24.	2.1	2

#	ARTICLE	IF	CITATIONS
199	Accelerating DNN Training Through Selective Localized Learning. <i>Frontiers in Neuroscience</i> , 2021, 15, 759807.	1.4	2
200	A Case for Generalizable DNN Cost Models for Mobile Devices. , 2020, , .		2
201	Ax-BxP: Approximate Blocked Computation for Precision-reconfigurable Deep Neural Network Acceleration. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2022, 27, 1-20.	1.9	2
202	STeP-CiM: Strain-Enabled Ternary Precision Computation-In-Memory Based on Non-Volatile 2D Piezoelectric Transistors. <i>Frontiers in Nanotechnology</i> , 0, 4, .	2.4	2
203	Fast system-level power profiling for battery-efficient system design. , 2002, , .		1
204	Enhancing security through hardware-assisted run-time validation of program data properties. , 2005, , .		1
205	Coping with Variations through System-Level Design. , 2009, , .		1
206	A framework for defending embedded systems against software attacks. <i>Transactions on Embedded Computing Systems</i> , 2011, 10, 1-23.	2.1	1
207	Guest Editors' Introduction: Green Buildings. <i>IEEE Design and Test of Computers</i> , 2012, 29, 5-7.	1.4	1
208	INVISIOS. <i>Transactions on Embedded Computing Systems</i> , 2012, 11, 1-20.	2.1	1
209	Domain-wall shift based multi-level MRAM for high-speed, high-density and energy-efficient caches. , 2013, , .		1
210	Neuromorphic Computing Enabled by Spin-Transfer Torque Devices. , 2016, , .		1
211	Emulation-Based Analysis of System-on-Chip Performance Under Variations. <i>IEEE Transactions on Very Large Scale Integration (VLSI) Systems</i> , 2016, 24, 3401-3414.	2.1	1
212	Asymmetric Underlapped FinFETs for Near- and Super-Threshold Logic at Sub-10nm Technology Nodes. <i>ACM Journal on Emerging Technologies in Computing Systems</i> , 2017, 13, 1-22.	1.8	1
213	Sparsity-Aware Caches to Accelerate Deep Neural Networks. , 2020, , .		1
214	Contention-aware Adaptive Model Selection for Machine Vision in Embedded Systems. , 2021, , .		1
215	Probabilistic Spike Propagation for Efficient Hardware Implementation of Spiking Neural Networks. <i>Frontiers in Neuroscience</i> , 2021, 15, 694402.	1.4	1
216	An Application Adaptation Approach to Mitigate the Impact of Dynamic Thermal Management on Video Encoding. <i>ACM Transactions on Design Automation of Electronic Systems</i> , 2015, 20, 1-27.	1.9	1

#	ARTICLE	IF	CITATIONS
217	Emerging Challenges in Designing Secure Mobile Appliances. , 2003, , 103-127.		0
218	Efficient Software Architecture for IPSec Acceleration Using a Programmable Security Processor. , 2008, , .		0
219	A Secure User Interface for Web Applications Running Under an Untrusted Operating System. , 2010, , .		0
220	Functional analysis of circuits under timing variations. , 2012, , .		0
221	Energy-efficient MRAM access scheme using hybrid circuits based on spin-torque sensors. , 2013, , .		0
222	Reading spin-torque memory with spin-torque sensors. , 2013, , .		0
223	Approximate computing for efficient information processing. , 2014, , .		0
224	EMBIRA: An Accelerator for Model-Based Iterative Reconstruction. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2016, 24, 3243-3256.	2.1	0
225	STOCK. , 2016, , .		0
226	ACCLIB: Accelerators as libraries. , 2018, , .		0
227	Efficacy of Pruning in Ultra-Low Precision DNNs. , 2021, , .		0